DSPB56720CAG Freescale Semiconductor, DSPB56720CAG Datasheet - Page 28

no-image

DSPB56720CAG

Manufacturer Part Number
DSPB56720CAG
Description
DSP 24BIT AUD 200MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56720CAG

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
200MHz
Non-volatile Memory
External
On-chip Ram
744kB
Voltage - I/o
3.30V
Voltage - Core
1.00V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
200MHz
Mips
200
Device Input Clock Speed
200MHz
Program Memory Size
Not RequiredKB
Operating Supply Voltage (typ)
1/3.3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56720CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
28
No.
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Data in setup time before SCKR (SCK in synchronous
mode) falling edge
Data in hold time after SCKR falling edge
FSR input (bl, wr) high before SCKR falling edge
FSR input (wl) high before SCKR falling edge
FSR input hold time after SCKR falling edge
Flags input setup before SCKR falling edge
Flags input hold time after SCKR falling edge
SCKT rising edge to FST out (bl) high
SCKT rising edge to FST out (bl) low
SCKT rising edge to FST out (wr) high
SCKT rising edge to FST out (wr) low
SCKT rising edge to FST out (wl) high
SCKT rising edge to FST out (wl) low
SCKT rising edge to data out enable from high
impedance
SCKT rising edge to transmitter #0 drive enable
assertion
SCKT rising edge to data out valid
SCKT rising edge to data out high impedance
SCKT rising edge to transmitter #0 drive enable
deassertion
FST input (bl, wr) setup time before SCKT falling edge
FST input (wl) setup time before SCKT falling edge
FST input hold time after SCKT falling edge
Table 10. Enhanced Serial Audio Interface Timing Parameters (Continued)
7
Characteristics
Symphony
DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5
1, 3, 4
6
6
7
6
6
Symbol
Expression
5
19.0
12.0
12.0
19.0
18.0
18.0
Min
3.5
9.0
2.0
2.0
2.5
8.5
0.0
6.0
0.0
2.0
2.0
4.0
5.0
5
Max
20.0
10.0
20.0
10.0
22.0
12.0
10.0
22.0
17.0
17.0
11.0
13.0
16.0
14.0
8.0
9.0
9.0
14
14
14
13
13
Freescale Semiconductor
Condition
i ck a
i ck a
i ck a
i ck s
i ck s
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
x ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
i ck
2
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for DSPB56720CAG