EP2C5T144C8N Altera, EP2C5T144C8N Datasheet - Page 57

• Manufacturer Part Number: EP2C5T144C8N
• Description: IC CYCLONE II FPGA 5K 144-TQFP
• Manufacturer: Altera
• Series: Cyclone® IIr

Specifications of EP2C5T144C8N

• Number Of Logic Elements/cells: 4608
• Number Of Labs/clbs: 288
• Total Ram Bits: 119808
• Number Of I /o: 89
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-1665

Altera Corporation
February 2007
Notes to
(1)
(2)
(3)
(4)
SDR SDRAM
DDR SDRAM
DDR2 SDRAM
QDRII SRAM
Table 2–14. External Memory Support in Cyclone II Devices
Memory Standard
The data rate is for designs using the Clock Delay Control circuitry.
The I/O standards are supported on all the I/O banks of the Cyclone II device.
The I/O standards are supported only on the I/O banks on the top and bottom of the Cyclone II device.
For maximum performance, Altera recommends using the 1.8-V HSTL I/O standard because of higher I/O drive
strength. QDRII SRAM devices also support the 1.5-V HSTL I/O standard.
Table
(4)
2–14:
LVTTL
SSTL-2 class I
SSTL-2 class II
SSTL-18 class I
SSTL-18 class II
1.8-V HSTL class I
(2)
1.8-V HSTL class II
(3)
I/O Standard
In Cyclone II devices, all the I/O banks support SDR and DDR SDRAM
memory up to 167 MHz/333 Mbps. All I/O banks support DQS signals
with the DQ bus modes of ×8/×9, or ×16/×18.
external memory interfaces supported in Cyclone II devices.
Cyclone II devices use data (DQ), data strobe (DQS), and clock pins to
interface with external memory.
in the ×8/×9 mode.
(2)
(2)
(2)
(2)
(3)
Maximum Bus
Width
72
72
72
72
72
36
36
Figure 2–26
Note (1)
Cyclone II Device Handbook, Volume 1
Maximum Clock
Rate Supported
(MHz)
167
167
133
167
125
167
100
shows the DQ and DQS pins
Table 2–14
Cyclone II Architecture
Rate Supported
Maximum Data
shows the
(Mbps)
333
267
333
250
668
400
167
(1)
(1)
(1)
(1)
(1)
(1)
2–45