EP2C20F484C8 Altera, EP2C20F484C8 Datasheet - Page 145
![IC CYCLONE II FPGA 20K 484-FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP2C20F484C8
Manufacturer Part Number
EP2C20F484C8
Description
IC CYCLONE II FPGA 20K 484-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C20F484C8
Number Of Logic Elements/cells
18752
Number Of Labs/clbs
1172
Total Ram Bits
239616
Number Of I /o
315
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
18752
# I/os (max)
315
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
18752
Ram Bits
239616
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
For Use With
P0528 - BOARD DEV DE1 ALTERA544-1736 - CYCLONE II STARTER KIT EP2C20N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1365
EP2C20F484C8
EP2C20F484C8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C20F484C8
Manufacturer:
FAIRCHILD
Quantity:
9
Company:
Part Number:
EP2C20F484C8
Manufacturer:
ALTERA99
Quantity:
118
Company:
Part Number:
EP2C20F484C8N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2C20F484C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2008
SSTL_2_CLASS_I
SSTL_18_CLASS_I
High-speed clock
Duty cycle
High-speed I/O data rate
Time unit interval
Channel-to-channel skew
Table 5–46. Maximum Output Clock Toggle Rate Derating Factors (Part 4 of 4)
Table 5–47. High-Speed I/O Timing Definitions (Part 1 of 2)
I/O Standard
Parameter
OCT_50
_OHMS
OCT_50
_OHMS
Strength
f
t
HSIODR High-speed receiver and transmitter input and output data rate.
TUI
TCCS
H S C K L K
D U T Y
Symbol
Drive
High Speed I/O Timing Specifications
The timing analysis for LVDS, mini-LVDS, and RSDS is different
compared to other I/O standards because the data communication is
source-synchronous.
You should also consider board skew, cable skew, and clock jitter in your
calculation. This section provides details on the timing parameters for
high-speed I/O standards in Cyclone II devices.
Table 5–47
Figure
5–3.
Speed
Grade
High-speed receiver and transmitter input and output clock frequency.
Duty cycle on high-speed transmitter output clock.
TUI = 1/HSIODR.
The timing difference between the fastest and slowest output edges,
including t
TCCS measurement.
TCCS = TUI – SW – (2 × RSKM)
–6
67
30
Column I/O Pins
defines the parameters of the timing diagram shown in
Maximum Output Clock Toggle Rate Derating Factors (ps/pF)
Speed
Grade
–7
69
33
CO
variation and clock skew. The clock is included in the
Speed
Grade
–8
70
36
DC Characteristics and Timing Specifications
Speed
Grade
–6
25
47
Row I/O Pins
Description
Cyclone II Device Handbook, Volume 1
Speed
Grade
–7
42
49
Speed
Grade
–8
60
51
Speed
Grade
–6
25
47
Dedicated Clock
Outputs
Speed
Grade
–7
42
49
Speed
Grade
5–55
–8
60
51