EP3C40F780I7 Altera, EP3C40F780I7 Datasheet - Page 33

• Manufacturer Part Number: EP3C40F780I7
• Description: IC CYCLONE III FPGA 40K 780 FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C40F780I7

• Number Of Logic Elements/cells: 39600
• Number Of Labs/clbs: 2475
• Total Ram Bits: 1161216
• Number Of I /o: 535
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 39600
• # I/os (max): 535
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 39600
• Ram Bits: 1161216
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Chapter 2: Logic Elements and Logic Array Blocks in the Cyclone III Device Family
Logic Array Blocks
Logic Array Blocks
Topology
Figure 2–4. Cyclone III Device Family LAB Structure
© December 2009
Direct link
interconnect
from adjacent
block
Direct link
interconnect
to adjacent
block
Altera Corporation
Logic array blocks (LABs) contain groups of LEs.
Each LAB consists of the following features:
■
■
■
■
■
The local interconnect transfers signals between LEs in the same LAB. Register chain
connections transfer the output of one LE register to the adjacent LE register in a LAB.
The Quartus II Compiler places associated logic in a LAB or adjacent LABs, allowing
the use of local and register chain connections for performance and area efficiency.
Figure 2–4
16 LEs
LAB control signals
LE carry chains
Register chains
Local interconnect
shows the LAB structure for the Cyclone III device family.
LAB
Local Interconnect
Row Interconnect
Cyclone III Device Handbook, Volume 1
Direct link
interconnect
from adjacent
block
Direct link
interconnect
to adjacent
block
Column
Interconnect
2–5