EP1S40F1020C5 Altera, EP1S40F1020C5 Datasheet - Page 240

no-image

EP1S40F1020C5

Manufacturer Part Number
EP1S40F1020C5
Description
IC STRATIX FPGA 40K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40F1020C5

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
41250
# I/os (max)
773
Frequency (max)
500MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
41250
Ram Bits
3423744
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2089

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S40F1020C5
Manufacturer:
XILINK
Quantity:
5 510
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA30
Quantity:
113
Part Number:
EP1S40F1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S40F1020C5
0
Part Number:
EP1S40F1020C5ES
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020C5N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S40F1020C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Timing Model
4–70
Stratix Device Handbook, Volume 1
Note to
(1)
1.5-V LVTTL
GTL+
CTT
SSTL-3 Class I
SSTL-3 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
1.5-V HSTL Class I
1.8-V HSTL Class I
LVDS
LVPECL
PCML
HyperTransport
technology
LVCMOS
Table 4–106. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins
Table 4–107. Stratix I/O Standard Output Delay Adders for Slow Slew Rate on Column Pins (Part 1 of 2)
These parameters are only available on row I/O pins.
Parameter
Parameter
Table 4–103
12 mA
24 mA
through 4–106:
2 mA
4 mA
8 mA
2 mA
4 mA
8 mA
-5 Speed Grade
-5 Speed Grade
Min
Min
5,460
2,690
1,398
1,822
–196
–148
–147
–608
Max
Max
845
638
144
604
211
955
733
372
–93
684
233
6
1
-6 Speed Grade
-6 Speed Grade
Min
Min
5,733
2,824
1,468
1,002
1,913
–206
–156
–155
–638
Max
Max
887
670
151
634
221
769
390
–98
718
245
6
1
-7 Speed Grade
-7 Speed Grade
Min
Min
5,733
2,824
1,468
1,002
1,913
–206
–156
–155
–638
Max
Max
887
670
151
634
221
769
390
–98
718
245
6
1
-8 Speed Grade
-8 Speed Grade
Min
Min
Altera Corporation
(Part 2 of 2)
5,733
2,824
1,468
1,002
1,913
–206
–156
–155
–638
January 2006
Max
Max
887
670
151
634
221
769
390
–98
718
245
6
1
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP1S40F1020C5