EP2S180F1020C4 Altera, EP2S180F1020C4 Datasheet - Page 149
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2S180F1020C4
Manufacturer Part Number
EP2S180F1020C4
Description
IC STRATIX II FPGA 180K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S180F1020C4
Number Of Logic Elements/cells
179400
Number Of Labs/clbs
8970
Total Ram Bits
9383040
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
179400
# I/os (max)
742
Frequency (max)
711.24MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
179400
Ram Bits
9383040
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
For Use With
544-1701 - DSP PRO KIT W/SII EP2S180N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1415
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S180F1020C4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S180F1020C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2S180F1020C4N
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
Quantity:
748
Altera Corporation
April 2011
V
V
(DC)
V
V
(AC)
V
ΔV
V
(AC)
V
V
V
V
V
V
V
V
Symbol
Symbol
Table 5–21. SSTL-2 Class I & II Differential Specifications
Table 5–22. 1.2-V HSTL Specifications
CCIO
SWING
X
SWING
ISO
OX
CCIO
R E F
IH
IL
IH
IL
OH
OL
ISO
(AC) AC differential input cross
(DC) Low-level DC input voltage
(AC) Low-level AC input voltage
(DC) High-level DC input voltage
(AC) High-level AC input voltage
Output supply voltage
DC differential input voltage
point voltage
AC differential input voltage
Input clock signal offset
voltage
Input clock signal offset
voltage variation
AC differential output cross
point voltage
Output supply voltage
Reference voltage
High-level output voltage
Low-level output voltage
Parameter
Parameter
Conditions
I
I
O H
O H
Conditions
= 8 mA
= –8 mA
(V
(V
0.48 × V
CCIO
CCIO
V
V
V
Minimum
Minimum
R E F
R E F
R E F
2.375
0.36
–0.15
0.7
–0.24
–0.15
/2) – 0.2
/2) – 0.2
1.14
+ 0.08
+ 0.15
+ 0.15
C C I O
Stratix II Device Handbook, Volume 1
0.50 × V
0.5 × V
Typical
Typical
2.500
±200
1.20
DC & Switching Characteristics
CCIO
C C I O
(V
(V
0.52 × V
V
V
V
V
V
V
Maximum
CCIO
CCIO
Maximum
C C I O
C C I O
C C I O
R E F
R E F
R E F
2.625
1.26
/2) + 0.2
/2) + 0.2
– 0.08
– 0.15
– 0.15
+ 0.15
+ 0.24
+ 0.15
C C I O
Unit
Unit
5–13
mV
V
V
V
V
V
V
V
V
V
V
V
V
V
V