AN2136SC Cypress Semiconductor Corp, AN2136SC Datasheet - Page 104

• Manufacturer Part Number: AN2136SC
• Description: IC MCU 8051 8K RAM 24MHZ 44QFP
• Manufacturer: Cypress Semiconductor Corp
• Series: EZ-USB®r

Specifications of AN2136SC

• Applications: USB Microcontroller
• Core Processor: 8051
• Program Memory Type: ROMless
• Controller Series: AN213x
• Ram Size: 8K x 8
• Interface: I²C, USB
• Number Of I /o: 8
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 44-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 428-1309

Each EZ-USB bulk OUT endpoint has a byte count register, which serves two purposes.
The 8051 reads the byte count register to determine how many bytes were received during
the last OUT transfer from the host. The 8051 writes the byte count register (with any
value) to tell the EZ-USB core that is has finished reading bytes from the buffer, making
the buffer available to accept the next OUT transfer. The OUT endpoints come up (after
reset) armed, so the byte count register writes are required only for OUT transfers after the
first one.
In the bulk OUT transfer illustrated in Figure 6-4, the 8051 has previously loaded the end-
point’s byte count register with any value to arm receipt of the next OUT transfer. Loading
the byte count register causes the EZ-USB core to set the OUT endpoint’s busy bit to 1,
indicating that the 8051 should not use the endpoint’s buffer.
The host issues an OUT token (1), followed by a packet of data (2), which the USB core
acknowledges, clears the endpoint’s busy bit and generates an interrupt request (3). This
notifies the 8051 that the endpoint buffer contains valid USB data. The 8051 reads the
endpoint’s byte count register to find out how many bytes were sent in the packet, and
transfers that many bytes out of the endpoint buffer.
In a multi-packet transfer, the host then issues another OUT token (4) along with the next
data packet (5). If the 8051 has not finished emptying the endpoint buffer, the EZ-USB FX
EZ-USB TRM v1.9
...
..
.
Token Packet
H
O
U
T
1
(OUTnBC loaded,
4
Token Packet
H
O
U
T
A
D
D
R
OUTnBSY=1)
A
D
D
R
E
N
D
P
E
N
D
P
C
R
C
5
C
R
C
5
H
2
D
A
T
A
1
Data Packet
H
5
D
A
T
A
0
Payload
Data
Data Packet
Figure 6-4. Anatomy of a Bulk OUT Transfer
Payload
Data
C
R
C
1
6
EPnOUT Interrupt,
Load OUTnBC (any value),
OUTnBSY=0
C
R
C
1
6
H/S Pkt
Chapter 6. EZ-USB CPU
causes OUTnBSY=1
D
3
A
C
K
H/S Pkt
D
6
N
A
K
7
Token Packet
8
H
O
U
T
Token Packet
4
H
O
U
T
A
D
D
R
A
D
D
R
E
N
D
P
E
N
D
P
C
R
C
5
C
R
C
5
H
EPnOUT Interrupt,
H
D
A
T
A
0
5
9
D
A
T
A
0
Data Packet
OUTnBSY=0
Data Packet
Payload
Payload
Data
Data
C
R
C
1
6
C
R
C
1
6
H/S Pkt
H/S Pkt
D
6
N
A
K
D
A
C
K
..
.
Page 6-7