AN2136SC Cypress Semiconductor Corp, AN2136SC Datasheet - Page 136

no-image

AN2136SC

Manufacturer Part Number
AN2136SC
Description
IC MCU 8051 8K RAM 24MHZ 44QFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB®r
Datasheet

Specifications of AN2136SC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
AN213x
Ram Size
8K x 8
Interface
I²C, USB
Number Of I /o
8
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1309

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN2136SC
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
AN2136SC
Manufacturer:
CY
Quantity:
11
Part Number:
AN2136SC
Manufacturer:
cypress
Quantity:
1 580
Part Number:
AN2136SC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
AN2136SC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
The Setup Data Pointer can be used for any Get_Descriptor request; for example,
Get_Descriptor-String. It can also be used for vendor-specific requests (that you define),
as long as bytes 6-7 contain the number of bytes in the transfer (for step 1).
It is possible for the 8051 to do manual CONTROL transfers, directly loading the
IN0BUF buffer with the various packets and keeping track of which SETUP phase is in
effect. This would be a good USB training exercise, but not necessary due to the hardware
support built into the EZ-USB core for CONTROL transfers.
For DATA stage transfers of fewer than 64 bytes, moving the data into the IN0BUF buffer
and then loading the EP0INBC register with the byte count would be equivalent to loading
the Setup Data Pointer. However, this would waste 8051 overhead because the Setup Data
Pointer requires no byte transfers into the IN0BUF buffer.
7.3.4.2
EZ-USB TRM v1.9
4. Automatically checks for errors and re-transmits data packets if necessary.
5. Responds to the third (handshake) phase of the CONTROL transfer to terminate
index. This constitutes the second phase of the three-phase CONTROL transfer.
The core Packetizes the data into multiple data transfers as necessary.
the operation.
Get Descriptor-Configuration
Byte
0
1
2
3
4
5
6
7
bmRequestType
bRequest
wValueL
wValueH
wIndexL
wIndexH
wLengthL
wLengthH
Field
Table 7-11. Get Descriptor-Configuration
Value
LenL
LenH
0x80
0x06
0x02
CFG
0x00
0x00
Chapter 7. EZ-USB CPU
IN, Device
“Get_Descriptor”
Config Number
Descriptor Type:
Configuration
Meaning
Set SUDPTR H-L to start of
Configuration Descriptor table in
RAM
8051 Response
Page 7-15

Related parts for AN2136SC