A80960HT75SL2GP Intel, A80960HT75SL2GP Datasheet - Page 94

• Manufacturer Part Number: A80960HT75SL2GP
• Description: IC MPU I960HT 3V 75MHZ 168-PGA
• Manufacturer: Intel

Specifications of A80960HT75SL2GP

• Rohs Status: RoHS non-compliant
• Processor Type: i960
• Features: HT suffix, 32-Bit, 16K Cache
• Speed: 75MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 168-PGA
• Other names: 814114

80960HA/HD/HT
94
Example 1. Boundary-Scan Description Language (BSDL) for PGA
Package Example (Sheet 7 of 8)
“36 (CBSC_1,
“37 (CBSC_1,
“38 (CBSC_1,
“39 (CBSC_1,
“40 (CBSC_1,
“41 (CBSC_1,
“42 (BC_4,
“43 (BC_4,
“44 (BC_4,
“45 (BC_1,
“46 (BC_1,
“47 (BC_1,
“48 (BC_1,
“49 (BC_1,
“50 (BC_1,
“51 (BC_1,
“52 (BC_1,
“53 (BC_1,
“54 (BC_1,
“55 (BC_1,
“56 (BC_1,
“57 (BC_1,
“58 (BC_1,
“59 (BC_1,
“60 (BC_1,
“61 (BC_1,
“62 (BC_1,
“63 (BC_1,
“64 (BC_1,
“65 (BC_1,
“66 (BC_1,
“67 (BC_1,
“68 (BC_1,
“69 (BC_1,
“70 (BC_1,
“71 (BC_1,
“72 (BC_1,
“73 (BC_1,
“35 (CBSC_1,
A(23),
A(22),
D(26),
D(27),
D(28),
D(29),
D(30),
D(31),
BTERMBAR,
READYBAR,
HOLD,
HOLDA,
*,
ADSBAR,
BEBAR(3),
BEBAR(2),
BEBAR(1),
BEBAR(0),
BLASTBAR,
DENBAR,
WRBAR,
DTRBAR,
*,
WAITBAR,
BSTALL,
DCBAR,
SUPBAR,
*,
LOCKBAR,
BREQ,
A(31),
A(30),
A(29),
A(28),
A(27),
A(26),
A(25),
A(24),
D(25),
output3,
output3,
bidir,
bidir,
bidir,
bidir,
bidir,
bidir,
input,
input,
input,
output3, X,
control, 1),”
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
control, 1),”
output3, X,
output3, X,
output3, X,
output3, X,
control, 1),”
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
output3, X,
bidir,
X,
X,
X,
X,
X,
X,
X,
X,
X),”
X),”
X),”
X,
80, 1,
80, 1,
17, 1,
17, 1,
17, 1,
17, 1,
17, 1,
17, 1,
46, 1,
61, 1,
61, 1,
61, 1,
61, 1,
61, 1,
61, 1,
61, 1,
61, 1,
56, 1,
61, 1,
6,
61, 1,
61, 1,
61, 1,
6,
80, 1,
80, 1,
80, 1,
80, 1,
80, 1,
80, 1,
80, 1,
80, 1,
17, 1,
&
&
&
&
&
&
1,
1,
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
Z),”
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
Datasheet