QU80386EXTC25 Intel, QU80386EXTC25 Datasheet - Page 13

no-image

QU80386EXTC25

Manufacturer Part Number
QU80386EXTC25
Description
IC INT PROC 5V 25MHZ 132QFP
Manufacturer
Intel
Datasheet

Specifications of QU80386EXTC25

Processor Type
386EX
Features
32-bit, Extended Temp
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
863826

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
QU80386EXTC25
Manufacturer:
Intel
Quantity:
10 000
Part Number:
QU80386EXTC25
Manufacturer:
INTEL
Quantity:
20 000
Datasheet
Table 4.
Intel386™ EX Microprocessor Pin Descriptions (Sheet 1 of 6)
A25:1
ADS#
BHE#
BLE#
BS8#
BUSY#
CAS2:0
CLK2
CLKOUT
COMCLK
CS4:0#
CS6:5#
CTS1:0#
NOTES:
1. X if clock source is internal; Q if clock source is external
2. Q if JTAG unit is shifting out data, Z if it is not
Symbol
Type
ST
O
O
O
O
O
O
O
O
I
I
I
I
Output States
R(WH)
H(Q)
R(Q)
H(Z)
R(1)
H(Z)
R(1)
H(Z)
H(Z)
H(Z)
P(X)
P(X)
P(1)
P(1)
R(0)
P(0)
R(0)
P(1)
R(1)
P(1)
P(0)
H(1)
H(1)
R(1)
I(Q)
I(Q)
I(Q)
I(X)
I(X)
I(1)
I(1)
I(1)
Address Bus outputs physical memory or port I/O addresses.
These signals are valid when ADS# is active and remain valid
until the next T1, T2P, or Ti. During HOLD cycles they are driven
to a high-impedance state. A18:16 are multiplexed with CAS2:0.
Address Status indicates that the processor is driving a valid
bus-cycle definition and address (W/R#, D/C#, M/IO#, A25:1,
BHE#, BLE#) onto its pins.
Byte High Enable indicates that the processor is transferring a
high data byte.
Byte Low Enable indicates that the processor is transferring a
low data byte.
Bus Size indicates that an 8-bit device is currently being
addressed.
Busy indicates that the math coprocessor is busy. If BUSY# is
sampled LOW at the falling edge of RESET, the processor
performs an internal self test. BUSY# is multiplexed with
TMRGATE2 and has a temporary weak pull-up resistor.
Cascade Address carries the slave address information from
the 8259A master interrupt module during interrupt acknowledge
bus cycles. CAS2:0 are multiplexed with A18:16.
Clock Input is connected to an external clock that provides the
fundamental timing for the device.
CLKOUT is a PH1P clock output.
Serial Communications Baud Clock is an alternate clock
source for the asynchronous serial ports. COMCLK is
multiplexed with P3.7 and has a temporary weak pull-down
resistor.
Chip-selects are activated when the address of a memory or I/O
bus cycle is within the address region programmed by the user.
They are multiplexed as follows: CS6# with REFRESH#, CS5#
with DACK0#, and CS4:0# with P2.4:0.
Chip-selects are activated when the address of a memory or I/O
bus cycle is within the address region programmed by the user.
They are multiplexed as follows: CS6# with REFRESH#, CS5#
with DACK0#, and CS4:0# with P2.4:0.
Clear to Send SIO1 and SIO0 prevent the transmission of data
to the asynchronous serial port’s RXD1 and RXD0 pins,
respectively. CTS1# is multiplexed with EOP#, and CTS0# is
multiplexed with P2.7. CTS1# requires an external pull-up
resistor. Both have temporary weak pull-up resistors.
Intel386™ EX Embedded Microprocessor
Name and Function
13

Related parts for QU80386EXTC25