ENC28J60-I/SP Microchip Technology, ENC28J60-I/SP Datasheet - Page 55
![IC ETHERNET CTRLR W/SPI 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
ENC28J60-I/SP
Manufacturer Part Number
ENC28J60-I/SP
Description
IC ETHERNET CTRLR W/SPI 28DIP
Manufacturer
Microchip Technology
Specifications of ENC28J60-I/SP
Package / Case
28-DIP (0.300", 7.62mm)
Controller Type
Ethernet Controller, MAC/10Base-T
Interface
SPI
Voltage - Supply
3.1 V ~ 3.6 V
Current - Supply
160mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Input Voltage Range (max)
5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
Through Hole
Operating Supply Voltage
3.1 V to 3.6 V
Supply Current (max)
180 mA
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps
Ethernet Connection Type
10Base-T
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM163024 - BOARD DEMO PICDEM.NET 2AC164123 - BOARD DAUGHTER ETH PICTAIL PLUSAC164121 - BOARD DAUGHTER PICTAIL ETHERNET
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ENC28J60-I/SP
Manufacturer:
MICROCHIP
Quantity:
6 500
9.0
The ENC28J60 does not support automatic duplex
negotiation. If it is connected to an automatic duplex
negotiation enabled network switch or Ethernet control-
ler, the ENC28J60 will be detected as a half-duplex
device. To communicate in Full-Duplex mode, the
ENC28J60 and the remote node (switch, router or
Ethernet controller) must be manually configured for
full-duplex operation.
9.1
The ENC28J60 operates in Half-Duplex mode when
MACON3.FULDPX = 0 and PHCON1.PDPXMD = 0. If
only one of these two bits is set, the ENC28J60 will be
in an indeterminate state and not function correctly.
Since switching between Full and Half-Duplex modes
may result in this indeterminate state, the host control-
ler should not transmit any packets (maintain
ECON1.TXRTS clear) and packet reception should be
disabled (ECON1.RXEN and ESTAT.RXBUSY should
be clear) during this period.
In Half-Duplex mode, only one Ethernet controller may
be transmitting on the physical medium at any time. If
the host controller sets the ECON1.TXRTS bit,
requesting that a packet be transmitted while another
Ethernet
ENC28J60 will delay, waiting for the remote transmitter
to stop. After the transmission stops, the ENC28J60
will attempt to transmit its packet. If another Ethernet
controller starts transmitting at approximately the same
time that the ENC28J60 starts transmitting, the data on
the wire will become corrupt and a collision will occur.
The hardware will handle this condition in one of two
ways:
1.
© 2006 Microchip Technology Inc.
If the collision occurs before the number of bytes
specified
MACLCON2
ECON1.TXRTS bit will remain set, a random
exponential back off delay will elapse as defined
by the IEEE 802.3 specification and then a new
attempt to transmit the packet from the begin-
ning will occur. The host controller will not need
to intervene. If the number of retransmission
attempts already matches the “Retransmission
Maximum” (RETMAX) defined in MACLCON1,
the packet will be aborted and ECON1.TXRTS
will be cleared. The host controller will then be
responsible for taking appropriate action. The
host controller will be able to determine that the
packet was aborted instead of being success-
fully transmitted by reading the ESTAT.TXABRT
flag. For more information, see Section 7.1
“Transmitting Packets”. A transmit abort will
cause the transmit error interrupt.
DUPLEX MODE
CONFIGURATION AND
NEGOTIATION
Half-Duplex Operation
controller
by
the
were
is
already
“Collision
transmitted,
transmitting,
Window”
the
in
Preliminary
the
2.
When set in Half-Duplex mode, the Reset default
configuration will loop transmitted packets back to
itself. Unless the receive filter configuration filters these
packets out, they will be written into the circular receive
buffer, just as any other network traffic. To stop this
behavior,
PHCON2.HDLDIS bit.
9.2
The ENC28J60 operates in Full-Duplex mode when
MACON3.FULDPX = 1 and PHCON1.PDPXMD = 1. If
only one of these two bits is clear, the ENC28J60 will
be in an indeterminate state and not function correctly.
Since switching between Full and Half-Duplex modes
may result in this indeterminate state, the host control-
ler should not transmit any packets (maintain
ECON1.TXRTS clear) and packet reception should be
disabled (ECON1.RXEN and ESTAT.RXBUSY should
be clear) during this period.
In Full-Duplex mode, packets will be transmitted
simultaneously while packets may be received. Given
this, it is impossible to cause any collisions when trans-
mitting packets. Several configuration fields, such as
“Retransmission Maximum” (RETMAX) in MACLCON1
and “Collision Window” (COLWIN) in MACLCON2, will
not be used.
When set in Full-Duplex mode, the Reset default
configuration will not loop transmitted packets back to
itself. If loopback is desired for diagnostic purposes, the
PHCON1.PLOOPBK bit should be set by the host
controller. Enabling loopback in Full-Duplex mode will
disable the twisted pair output driver and ignore all
incoming data, thus dropping any link (if established).
All packets received as a result of the loopback config-
uration will be subject to all enabled receive filters, just
as ordinary network traffic would be.
If the collision occurs after the number of bytes
specified
MACLCON2 were transmitted, the packet will be
immediately aborted without any retransmission
attempts.
networks which are properly configured, this late
collision will not occur. User intervention may be
required to correct the issue. This problem may
occur as a result of a full-duplex node attempting
to transmit on the half-duplex medium. Alter-
nately, the ENC28J60 may be attempting to
operate in Half-Duplex mode while it may be
connected to a full-duplex network. Excessively
long cabling and network size may also be a
possible cause of late collisions.
Full-Duplex Operation
the
by
Ordinarily,
host
the
controller
“Collision
ENC28J60
in
802.3
should
DS39662B-page 53
Window”
compliant
set
in
the