USB2524-ABZJ SMSC, USB2524-ABZJ Datasheet - Page 15
![IC USB 2.0 MULTISWITCH HUB 56QFN](/photos/6/81/68189/usb2524-abzj_sml.jpg)
USB2524-ABZJ
Manufacturer Part Number
USB2524-ABZJ
Description
IC USB 2.0 MULTISWITCH HUB 56QFN
Manufacturer
SMSC
Datasheet
1.USB2524-ABZJ.pdf
(57 pages)
Specifications of USB2524-ABZJ
Controller Type
USB Hub
Interface
Serial EEPROM
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-QFN
For Use With
638-1044 - BOARD EVAL USB2524 SHARE/SWITCH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
638-1056-6
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
USB2524-ABZJ
Manufacturer:
Freescale
Quantity:
26
Company:
Part Number:
USB2524-ABZJ
Manufacturer:
SMSC
Quantity:
996
USB MultiSwitch
Datasheet
SMSC USB2524
Crystal Output
Input/External
RESET Input
Self-Power /
VDDIO 3.3V
Clock Input
Bus-Power
VDD Core
TEST Pin
NAME
Crystal
NAME
Detect
NAME
1
1
1
1
TM
Hub
SELF_PWR
VDDCR18
RESET_N
NAME
SYMBOL
SYMBOL
XTAL1/
VDD33
XTAL2
CLKIN
TEST
Table 4.2 SMBus or EEPROM Interface Behavior (continued)
0
0
1
1
Table 4.4 Power, Ground, and No Connect
NAME
Table 4.3 Miscellaneous Pins
OCLKx
0
1
0
1
ICLKx
TYPE
TYPE
IPD
IS
I
DATASHEET
Internal Default Configuration
Internal Default Configuration
Reserved
Reserved
PRT_ASSIGN[3:0] = Peripheral Mode (Edge Triggered)
LED Mode = Host Ownership Mode
Strap
options on pins LED_A[4:1]_N are enabled.
Supports unassigned Ports
PRT_ASSIGN[3:0] = Peripheral Mode (Edge Triggered)
LED Mode = Host Ownership & Port Speed Mode
Strap options on pins LED_A[4:1]_N are disabled
Supports unassigned Ports.
15
24MHz crystal or external clock input.
This pin connects to either one terminal of the crystal or
to an external 24MHz clock when a crystal is not used.
Note:
24MHz Crystal
This is the other terminal of the crystal, or left
unconnected when an external clock source is used to
drive XTAL1/CLKIN. It must not be used to drive any
external circuitry other than the crystal circuit.
This active low signal is used by the system to reset the
chip. The minimum active low pulse is 1us.
Detects availability of local self-power source.
Low = Self/local power source is NOT available (i.e., Hub
gets all power from Upstream USB VBus).
High = Self/local power source is available.
Used for testing the chip. User must treat as a no-
connect or connect to ground.
+1.8V core power.
Pins 16 and 50 must have a 4.7
(ESR <0.1
+3.3V Power Supply for the Digital I/O.
See
levels of this pad if it will be driven by an
external clock source.
Ω)
Table 11.1
capacitor to VSS
FUNCTION
FUNCTION
FUNCTION
for the required logic voltage
μ
F (or greater) ±20%
Revision 1.91 (08-22-07)