PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 198

no-image

PIC17C756A-33/L

Manufacturer Part Number
PIC17C756A-33/L
Description
68 PIN, 32 KB OTP, 902 RAM, 50 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC17C756A-33/L

A/d Inputs
12-Channel, 10-Bit
Cpu Speed
8.25 MIPS
Eeprom Memory
0 Bytes
Input Output
52
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
68-pin PLCC
Programmable Memory
32K Bytes
Ram Size
902 Bytes
Speed
16 MHz
Timers
2-8-bit, 2-16-bit
Voltage, Range
3-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC17C756A-33/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
1 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
20 000
PIC17C7XX
Table 18-2 lists the instructions recognized by the
MPASM assembler.
All instruction examples use the following format to rep-
resent a hexadecimal number:
where h signifies a hexadecimal digit.
To represent a binary number:
where b signifies a binary string.
FIGURE 18-1:
DS30289B-page 198
Byte-oriented file register operations
Byte to Byte move operations
Bit-oriented file register operations
Literal and control operations
CALL and GOTO operations
Note 1: Any unused opcode is Reserved. Use of
15
15
15
15
15
OPCODE
OPCODE
0xhh
0000 0100b
d = 0 for destination WREG
d = 1 for destination f
f = 8-bit file register address
p = peripheral register file address
f = 8-bit file register address
b = 3-bit address
f = 8-bit file register address
k = 8-bit immediate value
k = 13-bit immediate value
OPCODE
OPCODE
OPCODE
any reserved opcode may cause unex-
pected operation.
13 12
13 12
p (FILE #)
11 10
9
GENERAL FORMAT FOR
INSTRUCTIONS
8
b (BIT #)
d
8
8 7
7
7
8 7
k (literal)
f (FILE #)
f (FILE #)
k (literal)
f (FILE #)
0
0
0
0
0
18.1
The PIC17C7XX’s orthogonal instruction set allows
read and write of all file registers, including special
function registers. There are some special situations
the user should be aware of:
18.1.1
If an instruction writes to ALUSTA, the Z, C, DC and OV
bits may be set or cleared as a result of the instruction
and overwrite the original data bits written. For exam-
ple, executing CLRF
ALUSTA and then set the Z bit leaving 0000 0100b in
the register.
18.1.2
Read, write or read-modify-write on PCL may have the
following results:
Read PC:
Write PCL:
Read-Modify-Write: PCL
Where PCH = program counter high byte (not an
addressable register), PCLATH = Program counter
high holding latch, dest = destination, WREG or f.
18.1.3
All bit manipulation instructions are done by first read-
ing the entire register, operating on the selected bit and
writing the result back (read-modify-write (R-M-W)).
The user should keep this in mind when operating on
some special function registers, such as ports.
Note:
Special Function Registers as
Source/Destination
Status bits that are manipulated by the
device (including the interrupt flag bits) are
set or cleared in the Q1 cycle. So, there is
no issue on doing R-M-W instructions on
registers which contain these bits
ALUSTA AS DESTINATION
PCL AS SOURCE OR DESTINATION
BIT MANIPULATION
PCH
PCLATH
8-bit destination value
PCLATH
8-bit result
ALUSTA will clear register
2000 Microchip Technology Inc.
ALU operand
PCLATH; PCL
PCH;
PCH;
PCL
PCL
dest

Related parts for PIC17C756A-33/L