SI3019-F-FTR Silicon Laboratories Inc, SI3019-F-FTR Datasheet - Page 62
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3019-F-FTR
Manufacturer Part Number
SI3019-F-FTR
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3019-F-FTR.pdf
(112 pages)
Specifications of SI3019-F-FTR
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3019-F-FTR
Manufacturer:
SiliconL
Quantity:
5 000
Company:
Part Number:
SI3019-F-FTR
Manufacturer:
SiliconLa
Quantity:
872
Part Number:
SI3019-F-FTR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Si3050 + Si3018/19
Register 3. Interrupt Mask
Reset settings = 0000_0000
62
Bit
7
6
5
4
3
2
1
0
Name
Type
Bit
LCSOM
DODM
RDTM
ROVM
TGDM
FDTM
BTDM
POLM
Name
RDTM
R/W
D7
Ring Detect Mask.
0 = A ring signal does not cause an interrupt on the AOUT/INT pin.
1 = A ring signal causes an interrupt on the AOUT/INT pin.
Receive Overload Mask.
0 = A receive overload does not cause an interrupt on the AOUT/INT pin.
1 = A receive overload causes an interrupt on the AOUT/INT pin.
Frame Detect Mask.
0 = The ISOcap losing frame lock does not cause an interrupt on the AOUT/INT pin.
1 = The ISOcap losing frame lock causes an interrupt on the AOUT/INT pin.
Billing Tone Detect Mask.
0 = A detected billing tone does not cause an interrupt on the AOUT/INT pin.
1 = A detected billing tone causes an interrupt on the AOUT/INT pin.
Drop Out Detect Mask.
0 = A line supply dropout does not cause an interrupt on the AOUT/INT pin.
1 = A line supply dropout causes an interrupt on the AOUT/INT pin.
Loop Current Sense Overload Mask.
0 = An interrupt does not occur when the LCS bits are all 1s.
1 = An interrupt occurs when the LCS bits are all 1s.
TIP Ground Detect Mask.
0 = The TGD bit going active does not cause an interrupt on the AOUT/INT pin.
1 = The TGD bit going active causes an interrupt on the AOUT/INT pin.
Polarity Reversal Detect Mask (Si3019 line-side only).
This interrupt is generated from bit 7 of the LVS register. When this bit transitions, it indicates
that the polarity of TIP and RING is switched.
0 = A polarity change on TIP and RING does not cause an interrupt on the AOUT/INT pin.
1 = A polarity change on TIP and RING causes an interrupt on the AOUT/INT pin.
ROVM
R/W
D6
FDTM
R/W
D5
Rev. 1.31
BTDM
R/W
D4
Function
DODM
R/W
D3
LCSOM
R/W
D2
TGDM
R/W
D1
POLM
R/W
D0