SFPA8192Q1BO2TO-I-QT-223-STD Swissbit NA Inc, SFPA8192Q1BO2TO-I-QT-223-STD Datasheet - Page 25

• Manufacturer Part Number: SFPA8192Q1BO2TO-I-QT-223-STD
• Description: FLASH SSD SMART UDMA 2.5" 8GB
• Manufacturer: Swissbit NA Inc
• Series: P-120r

Specifications of SFPA8192Q1BO2TO-I-QT-223-STD

• Memory Size: 8GB
• Memory Type: FLASH
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1052-1025

Figure 8: Ultra DMA Data-Out Burst Initiation Timing
Note: The definitions for the STOP, DDMARDY, and HSTROBE signal lines are not in effect until DMARQ
and DMACK are asserted.
6.3.2.4.7 Sustaining an Ultra DMA Data-Out Burst
An Ultra DMA Data-Out burst is sustained by following the steps lettered below. The timing diagram is
shown in
Figure 9: Sustained Ultra DMA Data-Out Burst Timing. The associated timing parameters are specified in
Table 22: Ultra DMA Data Burst Timing Requirements and are described in Table 23: Ultra DMA Data Burst
Timing Descriptions.
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland
e) The host shall negate -CS0, -CS1, DA2, DA1, and DA0. The host shall keep -CS0, -CS1, DA2, DA1, and
f)
g) The device may negate -DDMARDY t
h) The host shall negate STOP within t
i)
j)
k) To transfer the first word of data: the host shall negate HSTROBE no sooner than t
DA0 negated until after negating -DMACK at the end of the burst.
Steps (c), (d), and (e) shall have occurred at least t
keep -DMACK asserted until the end of an Ultra DMA burst.
negated -DDMARDY, the device shall not release -DDMARDY until after the host has negated DMACK
at the end of an Ultra DMA burst.
after the first negation of HSTROBE.
The device shall assert -DDMARDY within t
and -DDMARDY the device shall not negate either signal until after the first negation of HSTROBE by
the host.
The host shall drive the first word of the data transfer onto D[15:00]. This step may occur any time
during Ultra DMA burst initiation.
has asserted -DDMARDY. The host shall negate HSTROBE no sooner than t
word of data onto D[15:00].
Swissbit reserves the right to change products or specifications without notice.
[e-mail]
ENV
ZIORDY
www.swissbit.com
after asserting -DMACK. The host shall not assert STOP until
after the host has asserted -DMACK. Once the device has
LI
after the host has negated STOP. After asserting DMARQ
ACK
before the host asserts -DMACK. The host shall
P-120_data_sheet_PA-QxBO_Rev100.doc
DVS
after the driving the first
UI
after the device
Page
Revision: 1.00
25 of 76