AD9891KBC Analog Devices Inc, AD9891KBC Datasheet - Page 42

• Manufacturer Part Number: AD9891KBC
• Description: IC CCD SIGNAL PROC/GEN 64-CSPBGA
• Manufacturer: Analog Devices Inc
• Type: CCD Signal Processor, 10-Bitr

Specifications of AD9891KBC

• Rohs Status: RoHS non-compliant
• Input Type: Logic
• Output Type: Logic
• Interface: 3-Wire Serial
• Mounting Type: Surface Mount
• Package / Case: 64-CSPBGA
• Analog Front End Type: CCD
• Analog Front End Category: Video
• Interface Type: Serial (3-Wire)
• Operating Supply Voltage (min): 2.7/3V
• Resolution: 10b
• Number Of Adc's: 1
• Power Supply Type: Analog/Digital
• Operating Temp Range: -20C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: CSPBGA
• Number Of Channels: 1
• Current - Supply: -
• Lead Free Status / RoHS Status: Not Compliant

AD9891/AD9895
NOTES ON REGISTER LISTING
1. Registers larger than six bits occupy two adjacent addresses.
2. All addresses and default values are expressed in hexadecimal.
3. All registers are VD/HD updated as shown in Figure 52, except
4. The registers indicated in Table XVIII are not updated by
Register
OPRMODE
CTLMODE
SW_RESET
READBACK
FIELDVAL
H1HBLKRETIME
H3HBLKRETIME
SYNCENABLE
SYNCPOL
SYNCSUSPEND
TG_CORE RSTB
FFTRANCCD
H12POL
H1POSLOC
H1NEGLOC
H34POL
H3POSLOC
H3NEGLOC
H1DRV
H2DRV
H3DRV
H4DRV
RGPOL
RGPOSLOC
RGNEGLOC
SHPLOC
SHDLOC
MASTER
VDHDPOL
SINGLE_CLAMP
DOUT_DELAY
OSC_PWRDOWN
VDHDPOL
When writing to these registers, the lower address contain-
ing the least significant data bits should be written to first.
The data for both addresses should be written to avoid
corruption of register data.
for the registers indicated in Table XVII, which are SL updated.
SL or VD/HD, but are updated at the HD line following
the VSG line.
Table XVII. SL-Updated Register
Description
AFE Operation Modes
AFE Control Modes
Software Reset Bit
Enables Serial Register Readback
Mode
Resets Internal Field Pulse.
Retimes the H1 HBLK to Internal
Clock
Retimes the H3 HBLK to Internal
Clock
External Synchronization Enable
External SYNC Active Polarity
SYNC Suspend while Active
Reset Bar Signal for Internal TG
Core
Frame Transfer CCD Mode
H1/H2 Polarity Control
H1 Positive Edge Location
H1 Negative Edge Location
H3/H4 Polarity Control
H3 Positive Edge Location
H3 Negative Edge Location
H1 Drive Current
H2 Drive Current
H3 Drive Current
H4 Drive Current
RG Polarity
RG Positive Edge Location
RG Negative Edge Location
SHP Sample Location
SHD Sample Location
VD/HD Master/Slave Timing Mode
VD/HD Active Polarity
Sets CLPDM = CLPOB
Sets the Output Delay of DOUT
Powers Down the CLO Oscillator
VD/HD Active Polarity
–42–
Register
SUBCKPOL
SUBCK1TOG1
SUBCK1TOG2
SUBCK2TOG1
SUBCK2TOG2
SUBCKNUM
SUBCKSUPPRESS
Table XVIII. SG-Line Updated Registers
VSG Line
SUBCK Start Polarity
SUBCK First Toggle Position
SUBCK Second Toggle Position
Second SUBCK First Toggle Position
Second SUBCK Second Toggle Position
Total Number of SUBCKs per Field
Number of SUBCKs to Suppress after
Description
REV. A