DS92LV2411SQX/NOPB National Semiconductor, DS92LV2411SQX/NOPB Datasheet - Page 31

• Manufacturer Part Number: DS92LV2411SQX/NOPB
• Description: IC SERIALIZER 24BIT 48LLP
• Manufacturer: National Semiconductor

Specifications of DS92LV2411SQX/NOPB

• Function: Serializer
• Data Rate: 1.2Gbps
• Input Type: LVCMOS
• Output Type: CML
• Number Of Inputs: 24
• Number Of Outputs: 1
• Voltage - Supply: 1.71 V ~ 1.89 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-LLP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Optional Serial Bus Control
The Ser and Des may also be configured by the use of a serial
control bus that is I2C protocol compatible. By default, the I2C
reg_0x00'h is set to 00'h and all configuration is set by control/
strap pins. A write of 01'h to reg_0x00'h will enable/allow con-
figuration by registers; this will override the control/strap pins.
Multiple devices may share the serial control bus since mul-
tiple addresses are supported. See
The serial bus is comprised of three pins. The SCL is a Serial
Bus Clock Input. The SDA is the Serial Bus Data Input / Out-
put signal. Both SCL and SDA signals require an external pull
up resistor to V
sistor to V
adjusted for capacitive loading and data rate requirements.
The signals are either pulled High, or driven Low.
The third pin is the ID[X] pin. This pin sets one of five possible
device addresses. Three different connections are possible.
The pin may be tied to ground. The pin may be pulled to
V
up resistor (to V
of the recommended value to set other three possible ad-
dresses may be used. See
12
The Serial Bus protocol is controlled by START, START-Re-
peated, and STOP phases. A START occurs when SCL
transitions Low while SDA is High. A STOP occurs when SDA
transition High while SCL is also HIGH. See
DD
for the Des.
(1.8V, NOT V
FIGURE 28. Serial Control Bus Connection
FIGURE 29. START and STOP Conditions
DDIO
DDIO
DD
may be used. The resistor value may be
DDIO
1.8V, NOT V
. For most applications a 4.7 k pull up re-
)) with a 10 kΩ resistor. Or a 10 kΩ pull
Table 11
DDIO
)) and a pull down resistor
Figure
for the Ser and
28.
Figure 29
30065341
Table
30065351
31
To communicate with a remote device, the host controller
(master) sends the slave address and listens for a response
from the slave. This response is referred to as an acknowl-
edge bit (ACK). If a slave on the bus is addressed correctly,
it Acknowledges (ACKs) the master by driving the SDA bus
low. If the address doesn't match a device's slave address, it
Not-acknowledges (NACKs) the master by letting SDA be
pulled High. ACKs also occur on the bus when data is being
transmitted. When the master is writing data, the slave ACKs
after every data byte is successfully received. When the mas-
ter is reading data, the master ACKs after every data byte is
received to let the slave know it wants to receive another data
byte. When the master wants to stop reading, it NACKs after
the last data byte and creates a stop condition on the bus. All
communication on the bus begins with either a Start condition
or a Repeated Start condition. All communication on the bus
ends with a Stop condition. A READ is shown in
and a WRITE is shown in
If the Serial Bus is not required, the three pins may be left
open (NC).
Resistor
Resistor
RID kΩ
RID kΩ
TABLE 12. ID[x] Resistor Value – DS92LV2412 Des
Open
Open
TABLE 11. ID[x] Resistor Value – DS92LV2411 Ser
0.47
0.47
2.7
8.2
2.7
8.2
7b' 110 1001 (h'69)
7b' 110 1010 (h'6A)
7b' 110 1011 (h'6B)
7b' 110 1110 (h'6E)
7b' 111 0001 (h'71)
7b' 111 0010 (h'72)
7b' 111 0011 (h'73)
7b' 111 0110 (h'76)
Address
Address
7'b
7'b
Figure
31.
8b' 1101 1100 (h'DC)
8b' 1110 1100 (h'EC)
8b' 1101 0010 (h'D2)
8b' 1101 0100 (h'D4)
8b' 1101 0110 (h'D6)
8b' 1110 0010 (h'E2)
8b' 1110 0100 (h'E4)
8b' 1110 0110 (h'E6)
0 appended
0 appended
Address
Address
(WRITE)
(WRITE)
8'b
8'b
www.national.com
Figure 30