PI7C9X7954AFDE Pericom Semiconductor, PI7C9X7954AFDE Datasheet - Page 47

no-image

PI7C9X7954AFDE

Manufacturer Part Number
PI7C9X7954AFDE
Description
IC PCIE-TO-UART BRIDGE 128LQFP
Manufacturer
Pericom Semiconductor
Datasheets

Specifications of PI7C9X7954AFDE

Applications
PCIe-to-Uart Bridge
Interface
Advanced Configuration Power Interface (ACPI)
Voltage - Supply
1.8V, 3.3V
Package / Case
128-LQFP
Mounting Type
Surface Mount
Transmitter And Receiver Fifo Counter
Yes
Package Type
LQFP
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X7954AFDE
Manufacturer:
PERICOM
Quantity:
2
Part Number:
PI7C9X7954AFDE
Manufacturer:
Pericom
Quantity:
197
Part Number:
PI7C9X7954AFDE
Manufacturer:
Pericom
Quantity:
10 000
Company:
Part Number:
PI7C9X7954AFDE
Quantity:
48
7.1.7.
September 2009 – Revision 1.3
Pericom Semiconductor
MODEM CONTROL REGISTER – OFFSET 04h
BIT
1:0
2
5:3
6
7
BIT
0
1
2
3
4
FUNCTION
Data Length
Stop-Bit Length
Parity Type
Transmission
Break
Divisor Latch
Enable
FUNCTION
DTR Pin Control
RTS Pin Control
Output 1
Output 2
Internal Loopback
Mode
09-0088
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
TYPE
TYPE
Page 47 of 70
DESCRIPTION
00b: 5-bit data length
01b: 6-bit data length
10b: 7-bit data length
11b: 8-bit data length
Reset to 11b.
Reset to 0b.
Reset to 000b.
0b: No transmit break condition
1b: Force the transmitter output to a space for alerting the remote
Reset to 0b.
0b: Data registers are selected
1b: Divisor latch registers are selected
Reset to 0b.
DESCRIPTION
0b: Forces DTR output high
1b: Forces DTR output low
Reset to 0b.
0b: Forces RTS output high
1b: Forces RTS output low
Reset to 0b.
When the Internal Loopback Mode is enabled by setting Modem
Control Register Bit[4], output of the Output1 is routed to RI.
Reset to 0b.
When the Internal Loopback Mode is enabled by setting Modem
Control Register Bit[4], output of the Output2 is routed to DCD.
Reset to 0b.
0b: Disables Internal Loopback Mode
1b: Enables Internal Loopback Mode
Reset to 0b.
Bit 2 value
0
1
1
Bit 5
X
0
0
1
1
receiver of a line break condition.
Bit 4
X
0
1
0
1
Data length
5,6,7,8
5
6,7,8
Bit 3
0
1
1
1
1
Parity selection
No parity
Odd parity
Even parity
Mark
Space
PCI Express® Quad UART
Stop bit length
1
1.5
2
PI7C9X7954
Datasheet

Related parts for PI7C9X7954AFDE