MT41J1G4THD-15E:D Micron Technology Inc, MT41J1G4THD-15E:D Datasheet

no-image

MT41J1G4THD-15E:D

Manufacturer Part Number
MT41J1G4THD-15E:D
Description
IC DDR3 SDRAM 4GBIT 78FBGA
Manufacturer
Micron Technology Inc
Series
-r
Datasheet

Specifications of MT41J1G4THD-15E:D

Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
4G (1G x 4)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J1G4THD-15E:D
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT41J1G4THD-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
TwinDie
MT41J1G4 – 64 Meg x 4 x 8 Banks x 2 Ranks
MT41J512M8 – 32 Meg x 8 x 8 Banks x 2 Ranks
For component data sheets, refer to Micron’s Web site:
Functionality
The 4Gb TwinDie™ DDR3 SDRAM uses Micron’s 2Gb
DDR3 die and has similar functionality. This data sheet
includes key timing parameters, ball assignments, a
functional description, functional block diagrams,
IDD specifications, and package dimensions. Refer to
Micron’s 2Gb DDR3 SDRAM data sheet for complete
specifications. (Specifications for base part number
MT41J512M4 correlate to TwinDie manufacturing part
number MT41J1G4; specifications for base part num-
ber MT41J256M8 correlate to TwinDie manufacturing
part number MT41J512M8.)
Features
• Uses 2Gb Micron die
• Two ranks (includes dual CS#, ODT, CKE, and
• Each rank has 8 internal banks
• V
• 1.5V center-terminated push/pull I/O
• JEDEC-standard ball-out
• Low-profile package
• T
Table 1:
PDF: 09005aef83188bab/Source: 09005aef83169de6
MT41J1G4_64M_32M_twindie.fm - Rev. F 11/09 EN
– 0°C to 85°C: 8192 refresh cycles in 64ms
– 85°C to 95°C: 8192 refresh cycles in 32ms
ZQ balls)
Speed Grade
C
DD
of 0°C to 95°C
= V
-187E
-15E
-187
-25E
-15
-25
DDQ
Key Timing Parameters
Products and specifications discussed herein are subject to change by Micron without notice.
= +1.5V ±0.075V
TM
Data Rate (MT/s)
DDR3 SDRAM
1333
1333
1066
1066
800
800
Target
www.micron.com
10-10-10
1
t
9-9-9
8-8-8
7-7-7
6-6-6
5-5-5
RCD-
Notes: 1. CL = CAS (READ) latency.
Options
• Configuration
• FBGA package (lead-free)
• Timing – cycle time
• Self refresh
• Operating temperature
• Revision (82-ball FBGA)
• Revision (78-ball FBGA)
– 64 Meg x 4 x 8 banks x 2 ranks
– 32 Meg x 8 x 8 banks x 2 ranks
– 82-ball FBGA (12.5 x 15 x 1.35mm)
– 78-ball FBGA (9 x 11.5 x 1.2mm)
– 1.5ns @ CL = 10 (DDR3-1333)
– 1.5ns @ CL = 9 (DDR3-1333)
– 1.87ns @ CL = 8 (DDR3-1066)
– 1.87ns @ CL = 7 (DDR3-1066)
– 2.5ns @ CL = 6 (DDR3-800)
– 2.5ns @ CL = 5 (DDR3-800)
– Standard
– Commercial (0°C ≤ T
t
Rev. A
Rev. D
RP-CL
Micron Technology, Inc., reserves the right to change products or specifications without notice.
4Gb: x4, x8 TwinDie DDR3 SDRAM
t
RCD (ns)
13.5
13.1
12.5
15
15
15
1
C
≤ 95°C)
©2008 Micron Technology, Inc. All rights reserved.
t
RP (ns)
13.5
13.1
12.5
15
15
15
Functionality
Marking
512M8
-187E
None
None
THU
THD
-15E
-187
-25E
1G4
CL (ns)
-15
-25
:D
:A
13.5
13.1
12.5
15
15
15

Related parts for MT41J1G4THD-15E:D

MT41J1G4THD-15E:D Summary of contents

Page 1

TwinDie TM DDR3 SDRAM MT41J1G4 – 64 Meg Banks x 2 Ranks MT41J512M8 – 32 Meg Banks x 2 Ranks For component data sheets, refer to Micron’s Web site: Functionality The 4Gb ...

Page 2

Table 2: Addressing Parameter Configuration Refresh count Row address Bank address Column address PDF: 09005aef83188bab/Source: 09005aef83169de6 MT41J1G4_64M_32M_twindie.fm - Rev. F 11/09 EN 1024 Meg Meg banks x 2 ranks 8K 32K A[14:0] 8 ...

Page 3

Ball Assignments and Descriptions Figure 1: 82-Ball FBGA Ball Assignments – Rev. A (Top View DDQ C V SSQ D V REFDQ E ODT1 F ODT0 G CS1 ...

Page 4

Figure 2: 78-Ball FBGA Ball Assignments – Rev. D (Top View DDQ C V SSQ D V REFDQ E ODT1 F ODT0 G CS1 ...

Page 5

... READ/WRITE commands, to select one location out A10/AP, A[9:0] of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command ...

Page 6

Table 3: 82-Ball and 78-Ball FBGA Ball Descriptions (continued) Symbol Type Description V Supply DQ power supply: 1.5V ±0.075V. Isolated on the device for improved noise immunity. DDQ V Supply Reference voltage for control, command, and address: V REFCA all ...

Page 7

Functional Description The 4Gb (TwinDie) DDR3 SDRAM is a high-speed, CMOS dynamic random access mem- ory device containing 4,294,967,296 bits and is internally configured as two 8-bank 2Gb DDR3 SDRAM. Although each die is tested individually within the dual-die package, ...

Page 8

Functional Block Diagrams Figure 3: Functional Block Diagram (64 Meg Banks x 2 Ranks) CS1# CAS# CKE1 RAS# ODT1 WE# ZQ1 RESET# Figure 4: Functional Block Diagram (32 Meg Banks x 2 ...

Page 9

Electrical Specifications Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the device data sheet ...

Page 10

Table 5: Thermal Characteristics Parameter/Condition Operating case temperature Notes: 1. MAX operating case temperature. T (see Figure 5 thermal solution must be designed to ensure the DRAM device does not exceed the max- imum T 3. Device functionality ...

Page 11

I Specifications and Conditions DD Table 7: DDR3 I Specifications and Conditions – Rev. A CDD Note 1 applies to the entire table. Combined Symbol Individual Die Status I I CDD0 CDD0 I I CDD1 CDD1 I I CDD2P0 CDD2P0 ...

Page 12

Table 8: DDR3 I Specifications and Conditions – Rev. D CDD Note 1 applies to the entire table. Combined Symbol Individual Die Status I I CDD0 CDD0 I I CDD1 CDD1 I I CDD2P0 CDD2P0 (slow exit CDD2P1 ...

Page 13

Package Dimensions Figure 6: 82-Ball FBGA Package Dimensions – Rev. A Seating plane A 0.1 A 12.5 ±0.1 82X Ø0.45 Dimensions apply to solder balls post-reflow. Pre- reflow ball is Ø0. Ø0.33 NSMD ball ...

Page 14

Figure 7: 78-Ball FBGA Package Dimensions – Rev. D Seating plane A 0.12 A 78X Ø0.45 Solder ball material: SAC305. Dimensions apply to solder balls post reflow on Ø0.35 SMD ball pads. 9.6 CTR 0.8 TYP 0.8 ...

Related keywords