MT48LC4M32B2B5-7 Micron Technology Inc, MT48LC4M32B2B5-7 Datasheet - Page 14

MT48LC4M32B2B5-7

Manufacturer Part Number
MT48LC4M32B2B5-7
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet

Specifications of MT48LC4M32B2B5-7

Organization
4Mx32
Density
128Mb
Address Bus
14b
Access Time (max)
17/8/5.5ns
Maximum Clock Rate
143MHz
Operating Supply Voltage (typ)
3.3V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
175mA
Pin Count
90
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48LC4M32B2B5-7 IT:G
Manufacturer:
WINBOND
Quantity:
6
Part Number:
MT48LC4M32B2B5-7 IT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
MT48LC4M32B2B5-7 IT:G
Quantity:
1 519
Part Number:
MT48LC4M32B2B5-7 IT:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48LC4M32B2B5-7:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48LC4M32B2B5-7:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48LC4M32B2B5-7IT
Manufacturer:
RUBYCON
Quantity:
36 000
Part Number:
MT48LC4M32B2B5-7IT:G
Manufacturer:
Micron
Quantity:
967
Part Number:
MT48LC4M32B2B5-7IT:G
Manufacturer:
MICRON23
Quantity:
787
Company:
Part Number:
MT48LC4M32B2B5-7IT:G
Quantity:
16
Table 6:
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_2.fm - Rev. L 1/09 EN
Burst Definition
Notes:
1. For a BL = 2, A1–A7 select the block-of-two burst; A0 selects the starting column within the
2. For a BL = 4, A2–A7 select the block-of-four burst; A0–A1 select the starting column within
3. For a BL = 8, A3–A7 select the block-of-eight burst; A0–A2 select the starting column within
4. For a full-page burst, the full row is selected and A0–A7 select the starting column.
5. Whenever a boundary of the block is reached within a given sequence above, the following
6. For a BL = 1, A0–A7 select the unique column to be accessed, and mode register bit M3 is
Full Page
block.
the block.
the block.
access wraps within the block.
ignored.
Length
Burst
(256)
2
4
8
n = A0–A7 (Location
Starting Column
A2
0
0
0
0
1
1
1
1
Address
0–256)
A1
A1
0
0
1
1
0
0
1
1
0
0
1
1
14
A0
A0
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Type = Sequential
Cn, Cn + 1, Cn + 2
Cn + 3, Cn + 4...
0-1-2-3-4-5-6-7
1-2-3-4-5-6-7-0
2-3-4-5-6-7-0-1
3-4-5-6-7-0-1-2
4-5-6-7-0-1-2-3
5-6-7-0-1-2-3-4
6-7-0-1-2-3-4-5
7-0-1-2-3-4-5-6
Cn - 1, Cn…
Order of Accesses Within a Burst
0-1-2-3
1-2-3-0
2-3-0-1
3-0-1-2
0-1
1-0
©2001 Micron Technology, Inc. All rights reserved.
128Mb: x32 SDRAM
Register Definition
Type = Interleaved
0-1-2-3-4-5-6-7
1-0-3-2-5-4-7-6
2-3-0-1-6-7-4-5
3-2-1-0-7-6-5-4
4-5-6-7-0-1-2-3
5-4-7-6-1-0-3-2
6-7-4-5-2-3-0-1
7-6-5-4-3-2-1-0
Not supported
0-1-2-3
1-0-3-2
2-3-0-1
3-2-1-0
0-1
1-0

Related parts for MT48LC4M32B2B5-7