M45PE20-VMN6P Micron Technology Inc, M45PE20-VMN6P Datasheet
M45PE20-VMN6P
Specifications of M45PE20-VMN6P
Available stocks
Related parts for M45PE20-VMN6P
M45PE20-VMN6P Summary of contents
Page 1
... T9HX process Deep power-down mode 1 µA (typical) More than 100 000 write cycles More than 20 years data retention Packages – ECOPACK® (RoHS compliant) May 2008 2-Mbit, page-erasable serial flash memory Rev 6 M45PE20 SO8 (MN) 150 mil width VFQFPN8 (MP) (MLP8) 1/47 www.numonyx.com 1 ...
Page 2
... Active power, standby power and deep power-down modes . . . . . . . . . . 13 4.7 Status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.8 Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6.1 Write enable (WREN 6.2 Write disable (WRDI 6.3 Read identification (RDID 6.4 Read status register (RDSR 6.4.1 2/47 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 M45PE20 ...
Page 3
... M45PE20 6.4.2 6.5 Read data bytes (READ 6.6 Read data bytes at higher speed (FAST_READ 6.7 Page write (PW 6.8 Page program (PP 6.9 Page erase (PE 6.10 Sector erase (SE 6.11 Deep power-down (DP 6.12 Release from deep power-down (RDP Power-up and power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 9 Maximum ratings ...
Page 4
... AC characteristics (75 MHz operation, T9HX (0.11 µm) process Table 16. SO8N – 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Table 17. MLP8, 8-lead very thin dual flat package no lead, 6 × 5 mm, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Table 18. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Table 19. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 4/47 M45PE20 ...
Page 5
... M45PE20 List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. SO and VFQFPN connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 3. Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 4. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 5. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 6. Write enable (WREN) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 7. Write disable (WRDI) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 8. Read identification (RDID) instruction sequence and data-out sequence . . . . . . . . . . . . . 20 Figure 9 ...
Page 6
... Description 1 Description The M45PE20 is a 2-Mbit (256 Kbits ×8) serial paged flash memory accessed by a high speed SPI-compatible bus. The memory can be written or programmed 1 to 256 bytes at a time, using the page write or page program instruction. The page write instruction consists of an integrated page erase cycle followed by a page program cycle ...
Page 7
... M45PE20 Table 1. Signal names Signal name Reset Function Serial Clock Serial data input Serial data output Chip Select Write Protect Reset Supply voltage Ground Description Direction Input Input Output Input Input Input 7/47 ...
Page 8
... This input signal puts the device in the hardware protected mode, when Write Protect (W) is connected them from write, program and erase operations. When Write Protect (W) is connected the first 256 pages of memory behave like the other pages of memory. CC 8/47 , causing the first 256 pages of memory to become read-only by protecting M45PE20 ...
Page 9
... M45PE20 2.7 V supply voltage the supply voltage. CC 2.8 V ground the reference for the V SS supply voltage. CC Signal descriptions 9/47 ...
Page 10
... Resistors R (represented in that the M45PE20 is not selected if the bus master leaves the S line in the high impedance state. As the bus master may enter a state where all inputs/outputs are in high impedance at ...
Page 11
... M45PE20 Example pF, that is R*C p master never leaves the SPI bus in the high impedance state for a time period shorter than 5 µs. Figure 4. SPI modes supported CPOL CPHA µs <=> the application must ensure that the bus p MSB SPI modes MSB AI01438B 11/47 ...
Page 12
... Table 14: AC characteristics (50 MHz operation, T9HX (0.11 µm) 12/47 Section 6.7: Page write operation), and Table 15: AC characteristics (75 MHz process)). M45PE20 (PW), ...
Page 13
... M45PE20 4.3 A fast way to modify data The page program (PP) instruction provides a fast way of modifying data (up to 256 contiguous bytes at a time), provided that it only involves resetting bits to 0 that had previously been set to ‘1’. This might be: when the designer is programming the device for the first time when the designer knows that the page has already been erased by an earlier page erase (PE) or sector erase (SE) instruction ...
Page 14
... The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M45PE20 features the following data protection mechanisms: Power on reset and an internal timer (t changes while the power supply is outside the operating specification ...
Page 15
... M45PE20 5 Memory organization The memory is organized as: 1024 pages (256 bytes each). 262,144 bytes (8 bits each) 4 sectors (512 Kbits, 65536 bytes each) Each page can be individually: programmed (bits are programmed from ‘1’ to ‘0’) erased (bits are erased from ‘0’ to ‘1’) written (bits are changed to either ‘ ...
Page 16
... Memory organization Figure 5. Block diagram Reset W Control logic Address register and counter 16/47 High voltage generator I/O shift register 256-byte data buffer 10000h 00000h 256 bytes (page size) X decoder M45PE20 Status register 3FFFFh First 256 pages can be made read-only 000FFh AI07402 ...
Page 17
... M45PE20 6 Instructions All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial data input (D) is sampled on the first rising edge of Serial Clock (C) after Chip Select (S) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on serial data input (D), each bit being latched on the rising edges of Serial Clock (C) ...
Page 18
... Page program (PP) instruction completion Page erase (PE) instruction completion Sector erase (SE) instruction completion Figure 7. Write disable (WRDI) instruction sequence 18/47 (Figure 6) sets the write enable latch (WEL) bit Instruction D High Impedance Q (Figure 7) resets the write enable latch (WEL) bit Instruction D High Impedance AI02281E AI03750D M45PE20 ...
Page 19
... M45PE20 6.3 Read identification (RDID) The read identification (RDID) instruction allows to read the device identification data: Manufacturer identification (1 byte) Device identification (2 bytes) A unique ID code (UID) (17 bytes, of which 16 available upon customer request) The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. ...
Page 20
... Instructions Figure 8. Read identification (RDID) instruction sequence and data-out sequence 1. The unique ID code is available only in the T9HX process (see 20/47 Important note on page 6). M45PE20 ...
Page 21
... M45PE20 6.4 Read status register (RDSR) The read status register (RDSR) instruction allows the status register to be read. The status register may be read at any time, even while a program, erase or write cycle is in progress. When one of these cycles is in progress recommended to check the write in progress (WIP) bit before sending a new instruction to the device ...
Page 22
... Figure 10. Read data bytes (READ) instruction sequence and data-out sequence High Impedance Q 1. Address bits A23 to A18 are don’t care. 22/47 Figure 10 Instruction 24-bit address MSB Data out MSB M45PE20 Data out 2 7 AI03748D ...
Page 23
... M45PE20 6.6 Read data bytes at higher speed (FAST_READ) The device is first selected by driving Chip Select (S) Low. The instruction code for the read data bytes at higher speed (FAST_READ) instruction is followed by a 3-byte address (A23- A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (C). ...
Page 24
... A page write (PW) instruction applied to a page that is hardware protected is not executed. Any page write (PW) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. 24/47 Figure 12. Table 14: AC characteristics (50 MHz M45PE20 process)). ...
Page 25
... M45PE20 Figure 12. Page write (PW) instruction sequence MSB 1. Address bits A23 to A18 are don’t care ≤ n ≤ 256 Instruction 24-bit address MSB Data byte 2 Data byte MSB Data byte MSB Data byte MSB Instructions AI04045 25/47 ...
Page 26
... A page program (PP) instruction applied to a page that is hardware protected is not executed. Any page program (PP) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. 26/47 Figure 13. and Table 15: AC characteristics (75 MHz operation, M45PE20 Table 14: AC ...
Page 27
... M45PE20 Figure 13. Page program (PP) instruction sequence MSB 1. Address bits A23 to A18 are don’t care ≤ n ≤ 256 Instruction 24-bit address MSB Data byte 2 Data byte MSB Data byte MSB Data byte MSB Instructions AI04044 27/47 ...
Page 28
... Any page erase (PE) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 14. Page erase (PE) instruction sequence Address bits A23 to A18 are don’t care. 28/47 Figure 14 Instruction 24-bit address 23 22 MSB M45PE20 ) is initiated AI04046 ...
Page 29
... M45PE20 6.10 Sector erase (SE) The sector erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL) ...
Page 30
... Any deep power-down (DP) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 16. Deep power-down (DP) instruction sequence 30/47 Figure 16 Instruction M45PE20 specified CC1 CC2 before the supply current is reduced Deep power-down mode Standby mode AI03753D ...
Page 31
... M45PE20 6.12 Release from deep power-down (RDP) Once the device has entered the deep power-down mode, all instructions are ignored except the release from deep power-down (RDP) instruction. Executing this instruction takes the device out of the deep power-down mode. The release from deep power-down (RDP) instruction is entered by driving Chip Select (S) Low, followed by the instruction code on serial data input (D) ...
Page 32
... CC , all operations are disabled and the device does not respond to WI VSL modes. is less than the CC PUW threshold. However, the correct operation of is still below V (min). No write, program or CC (min), the device can be CC M45PE20 has elapsed supply. CC ...
Page 33
... M45PE20 Figure 18. Power-up timing (max (min) Reset state of the device V WI Table 6. Power-up timing and V Symbol ( (min low VSL CC (1) t Time delay before the first write, program or erase instruction PUW (1) V Write inhibit voltage WI 1. These parameters are characterized only, over the temperature range –40 °C to +85 °C. ...
Page 34
... Compliant with JEDEC Std J-STD-020C (for small body, Sn- assembly), the ECOPACK 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU. 2. JEDEC Std JESD22-A114A (C1=100 pF, R1=1500 Ω, R2=500 Ω) 34/47 Table 7: Absolute maximum ratings Parameter (2) M45PE20 may Min Max Unit –65 150 °C ...
Page 35
... M45PE20 10 DC and AC parameters This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters ...
Page 36
... Input high voltage IH V Output low voltage OL V Output high voltage OH 36/47 Test condition (in addition to those in Table 0.1V / 0.9 MHz open C = 0.1V / 0.9 MHz open 1 –100 µA OH M45PE20 Min Max Unit ± 2 µA ± 2 µA 50 µA 10 µ – 0.5 0. 0. –0 ...
Page 37
... M45PE20 Table 12. AC characteristics (25 MHz operation) Symbol Alt ( CLH ( CLL t t SLCH CSS t CHSL t t DVCH DSU t t CHDX DH t CHSH t SHCH t t SHSL CSH ( SHQZ DIS t t CLQV CLQX HO ( RLRH RST t t RHSL REC t SHRH t WHSL t SHWL ( (2) t RDP ( ( must be greater than or equal ...
Page 38
... Page program cycle time (256 bytes) Page program cycle time (n bytes) Page erase cycle time Sector erase cycle time . C (1) Table 8 and Table 9 Min Typ Max D. 200 100 10.2+ n*0.8/256 1.2 5 0.4+ n*0.8/256 M45PE20 Unit MHz MHz µs µ ...
Page 39
... M45PE20 Table 14. AC characteristics (50 MHz operation) 50 MHz preliminary data for T9HX technology Test conditions specified in Symbol Alt. Clock frequency for the following instructions FAST_READ, PW, PP, PE, SE, DP, RDP WREN, WRDI, RDSR, RDID f Clock frequency for READ instructions R ( Clock High time CH CLH ( Clock Low time ...
Page 40
... A. For instance, int(12/ int(32/ int(15.3) =16. 40/47 Table 8 Parameter (4) (peak to peak (1) (2) ) and Table 9 Min Typ Max D. 100 100 0.8 3 (7) int(n/8) × 0.025 10 20 1.5 5 Section 12: Ordering M45PE20 Unit MHz MHz µs µ ...
Page 41
... M45PE20 Figure 20. Serial input timing S tCHSL C tDVCH D High Impedance Q Figure 21. Write protect setup and hold timing W tWHSL High Impedance Q tSLCH tCHSH tCHDX tCLCH MSB IN DC and AC parameters tSHSL tSHCH tCHCL LSB IN AI01447C tSHWL AI07439 41/47 ...
Page 42
... DC and AC parameters Figure 22. Output timing S C tCLQV tCLQX tCLQX Q ADDR.LSB IN D Figure 23. Reset AC waveforms S Reset 42/47 tCH tCLQV tQLQH tQHQL tSHRH tRHSL tRLRH M45PE20 tCL tSHQZ LSB OUT AI01449e AI06808 ...
Page 43
... M45PE20 11 Package mechanical To meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. Figure 24. SO8N – ...
Page 44
... ddd C inches Typ Min 0.033 0.031 0.000 0.026 0.008 0.016 0.014 0.236 0.226 0.134 0.126 0.197 0.187 0.157 0.150 0.050 – 0.004 0.000 0.024 0.020 M45PE20 70-ME Max 0.039 0.002 0.019 0.142 0.169 – 0.029 12° 0.006 0.004 0.002 ...
Page 45
... ECOPACK® (RoHS compliant) Note: For a list of available options (speed, package, etc.), for further information on any aspect of this device or when ordering parts operating at 75 MHz (0.11 µm technology, process digit ‘4’), please contact your nearest Numonyx sales office. Ordering information M45PE20 – ...
Page 46
... Table 11: DC CC3 18. ECOPACK® information added. (Table 14 added). VCC supply voltage modified and ratings. Figure 22: Output timing. Plating technology in Table 18: Ordering Section 11: Package mechanical). Section 11: Package mechanical. Figure 3: Bus master and memory modes, and Section 6.3: Read M45PE20 Page and VSS ...
Page 47
... M45PE20 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT ...