P80C32 Intel, P80C32 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
P80C32
Manufacturer Part Number
P80C32
Description
Manufacturer
Intel
Datasheet
1.P80C32.pdf
(23 pages)
Specifications of P80C32
Cpu Family
80C51
Device Core
8051
Device Core Size
8b
Frequency (max)
12MHz
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
256Byte
# I/os (max)
32
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
6V
Operating Supply Voltage (min)
4V
Instruction Set Architecture
CISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
40
Package Type
PDIP
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C32
Manufacturer:
TNTEL
Quantity:
9 520
Company:
Part Number:
P80C32
Manufacturer:
INTER
Quantity:
5 510
Part Number:
P80C32
Manufacturer:
INTEL
Quantity:
20 000
Company:
Part Number:
P80C32-1
Manufacturer:
INT
Quantity:
6 000
Part Number:
P80C32-30
Manufacturer:
TEMIC
Quantity:
20 000
Part Number:
P80C321
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
P80C321-1
Manufacturer:
AMD
Quantity:
20 000
Part Number:
P80C321BPN
Manufacturer:
PHI
Quantity:
20 000
DC CHARACTERISTICS
All parameter values apply to all devices unless otherwise indicated
NOTES
1 Capacitive loading on Ports 0 and 2 may cause noise pulses above 0 4V to be superimposed on the V
Ports 1 2 and 3 The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins
change from 1 to 0 In applications where capacitive loading exceeds 100 pF the noise pulses on these signals may exceed
0 8V It may be desirable to qualify ALE or other signals with a Schmitt Triggers or CMOS-level input logic
2 Capacitive loading on Ports 0 and 2 cause the V
address lines are stabilizing
3 See Figures 6–9 for test conditions Minimum V
4 Typicals are based on a limited number of samples and are not guaranteed The values listed are at room temperature
and 5V
5 Under steady state (non-transient) conditions I
If I
than the listed test conditions
Symbol
V
I
I
I
RRST
CIO
I
IL
LI
TL
CC
OL
OH1
exceeds the test condition V
Maximum I
Maximum I
Maximum total I
Output High Voltage
(Port 0 in External Bus Mode)
Logical 0 Input Current
(Ports 1 2 and 3)
Input leakage Current (Port 0)
Logical 1 to 0 Transition Current
(Ports 1 2 and 3)
RST Pulldown Resistor
Pin Capacitance
Power Supply Current
Commercial
Express
Active Mode
Idle Mode
Power Down Mode
OL
OL
at 12 MHz (Figure 5)
at 16 MHz
at 24 MHz
at 33 MHz (8XC5X-33)
at 12 MHz (Figure 5)
at 16 MHz
at 24 MHz
at 33 MHz (8XC5X-33)
8XC5X-33
per port pin
per 8-bit port
OL
for all output pins
Parameter
Ports 1 2 and 3
OL
(Over Operating Conditions) (Continued)
Port 0
may exceed the related specification Pins are not guaranteed to sink current greater
26 mA
10mA
15 mA
71 mA
OL
CC
OH
must be externally limited as follows
for Power Down is 2V
V
V
V
on ALE and PSEN to drop below the 0 9 V
CC
CC
CC
Min
40
b
b
b
0 3
0 7
1 5
(Note 4)
Typ
10
15
20
28
35
5
6
7
7
5
5
b
b
b
Max
g
13 5
225
7 5
9 5
30
38
56
56
15
75
50
650
750
50
10
Unit
K
mA
mA
mA
mA
mA
mA
mA
mA
pF
V
V
V
A
A
A
A
A
A
CC
specification when the
Test Conditions
I
I
I
V
V
V
(Note 3)
OH
OH
OH
IN
IN
IN
1 MHz 25 C
8XC52 54 58
e b
e b
e b
e
e
e
OL
s of ALE and
0 45V
V
2V
IL
200 A
3 2 mA
7 0 mA
or V
IH
9