E28F400B5B80 Intel, E28F400B5B80 Datasheet - Page 16

• Manufacturer Part Number: E28F400B5B80
• Manufacturer: Intel

Specifications of E28F400B5B80

• Density: 4Mb
• Access Time (max): 80ns
• Interface Type: Parallel
• Boot Type: Bottom
• Address Bus: 19/18Bit
• Operating Supply Voltage (typ): 5V
• Operating Temp Range: 0C to 70C
• Package Type: TSOP
• Sync/async: Asynchronous
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Word Size: 8/16Bit
• Number Of Words: 512K/256K
• Supply Current: 65mA
• Mounting: Surface Mount
• Pin Count: 48
• Lead Free Status / Rohs Status: Not Compliant

28F200B5, 28F004/400B5, 28F800B5
3.2
The flash memory has three read modes and two
write modes. The read modes are read array, read
identifier, and read status. The write modes are
program and block erase. An additional mode,
erase suspend to read, is available only during
block erasures. These modes are reached using
the
comprehensive chart showing the state transitions
is in Appendix A.
3.2.1
After initial device power-up or return from deep
power-down mode, the device defaults to read
array mode. This mode can also be entered by
writing the Read Array command (FFH). The device
remains in this mode until another command is
written.
Data is read by presenting the address of the read
location in conjunction with a read bus operation.
Once the WSM has started a program or block
erase operation, the device will not recognize the
Read Array command until the WSM completes its
operation unless the WSM is suspended via an
Erase
command functions independently of the V
voltage and RP# can be V
During system design, consideration should be
taken to ensure address and control inputs meet
required input slew rates of <10 ns as defined in
Figures 11 and 12.
NOTE:
In byte-mode, the upper byte will be tri-stated.
16
Product
28F004
28F200
28F400
28F800
commands
Table 5. Intelligent Identifier Codes
Suspend
Modes of Operation
READ ARRAY
0089 H
0089 H
0089 H
Mfr. ID
89H
command.
summarized
Top Boot
889C H
2274 H
4470 H
IH
78H
-T
or V
Device ID
The
HH
in
.
Bottom Boot
Read
Table 6.
889D H
2275 H
4471 H
79H
-B
Array
PP
A
3.2.2
To read the manufacturer and device codes, the
device must be in intelligent identifier read mode,
which can be reached using two methods: by
writing the intelligent identifier command (90H) or
by taking the A
identifier
manufacturer’s identification code and A
outputs the device code. In byte-wide mode, only
the lower byte of the above signatures is read
(DQ
Table 5 for product signatures. To return to read
array mode, write a Read Array command (FFH).
3.2.3
The status register indicates when a program or
erase operation is complete, and the success or
failure of that operation. The status register is
output when the device is read in read status
register mode, which can be entered by issuing the
Read Status (70H) command to the CUI. This mode
is automatically entered when a program or erase
operation is initiated, and the device remains in this
mode after the operation has completed. Status
register bit codes are defined in Table 8.
The status register bits are output on DQ
both byte-wide (x8) or word-wide (x16) mode. In the
word-wide mode, the upper byte, DQ
outputs 00H during a Read Status command. In the
byte-wide mode, DQ
DQ
Note that the contents of the status register are
latched on the falling edge of OE# or CE#,
whichever occurs last in the read cycle. This
prevents possible bus errors which might occur if
status register contents change while being read.
CE# or OE# must be toggled with each subsequent
status read, or the status register will not indicate
completion of a program or erase operation.
Issue a Read Array (FFH) command to return to
read array.
3.2.3.1
Status register bits SR.5, SR.4, and SR.3 are set to
“1”s when appropriate by the WSM but can only be
reset by the Clear Status Register command.
These bits indicate various failure conditions (see
Table 8). By requiring system software to reset
15
15
/A
/A
–1
–1
retains the low order address function.
read
READ IDENTIFIER
READ STATUS REGISTER
is a “don’t care” in this mode). See
Clearing the Status Register
9
mode,
pin to V
8
–DQ
PRELIMINARY
A
0
ID
14
. Once in intelligent
=
are tri-stated and
0
outputs
0
–DQ
8
0
–DQ
= 1
7
the
, in
15
,