CY7C1355B-133AC Cypress Semiconductor Corp, CY7C1355B-133AC Datasheet - Page 12
![](/photos/40/55/405596/428100tqfp14x20x1_4_sml.jpg)
CY7C1355B-133AC
Manufacturer Part Number
CY7C1355B-133AC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1355B-133AC.pdf
(32 pages)
Specifications of CY7C1355B-133AC
Density
9Mb
Access Time (max)
6.5ns
Sync/async
Synchronous
Architecture
SDR
Clock Freq (max)
133MHz
Operating Supply Voltage (typ)
3.3V
Address Bus
18b
Package Type
TQFP
Operating Temp Range
0C to 70C
Number Of Ports
1
Supply Current
250mA
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.63V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Word Size
36b
Number Of Words
256K
Lead Free Status / Rohs Status
Not Compliant
Document #: 38-05117 Rev. *C
Functional Overview
The CY7C1355B/CY7C1357B is a synchronous flow-through
burst SRAM designed specifically to eliminate wait states
during Write-Read transitions. All synchronous inputs pass
through input registers controlled by the rising edge of the
clock. The clock signal is qualified with the Clock Enable input
signal (CEN). If CEN is HIGH, the clock signal is not recog-
nized and all internal states are maintained. All synchronous
operations are qualified with CEN. Maximum access delay
from the clock rise (t
Accesses can be initiated by asserting all three Chip Enables
(CE
Enable (CEN) is active LOW and ADV/LD is asserted LOW,
the address presented to the device will be latched. The
access can either be a Read or Write operation, depending on
the status of the Write Enable (WE). BW
conduct Byte Write operations.
Write operations are qualified by the Write Enable (WE). All
writes are simplified with on-chip synchronous self-timed Write
circuitry.
Three synchronous Chip Enables (CE
asynchronous Output Enable (OE) simplify depth expansion.
All operations (Reads, Writes, and Deselects) are pipelined.
ADV/LD should be driven LOW once the device has been
deselected in order to load a new address for the next
operation.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
signal WE is deasserted HIGH, and 4) ADV/LD is asserted
LOW. The address presented to the address inputs is latched
into the address register and presented to the memory array
and control logic. The control logic determines that a read
access is in progress and allows the requested data to
propagate to the output buffers. The data is available within 6.5
ns (133-MHz device) provided OE is active LOW. After the first
clock of the read access, the output buffers are controlled by
OE and the internal control logic. OE must be driven LOW in
order for the device to drive out the requested data. On the
subsequent clock, another operation (Read/Write/Deselect)
can be initiated. When the SRAM is deselected at clock rise
by one of the chip enable signals, its output will be three-stated
immediately.
Burst Read Accesses
The CY7C1355B/CY7C1357B has an on-chip burst counter
that allows the user the ability to supply a single address and
conduct up to four Reads without reasserting the address
inputs. ADV/LD must be driven LOW in order to load a new
address into the SRAM, as described in the Single Read
Access section above. The sequence of the burst counter is
determined by the MODE input signal. A LOW input on MODE
selects a linear burst mode, a HIGH selects an interleaved
burst sequence. Both burst counters use A0 and A1 in the
burst sequence, and will wrap around when incremented suffi-
ciently. A HIGH input on ADV/LD will increment the internal
burst counter regardless of the state of chip enable inputs or
WE. WE is latched at the beginning of a burst cycle. Therefore,
1
, CE
3
2
are ALL asserted active, (3) the Write Enable input
, CE
3
) active at the rising edge of the clock. If Clock
CDV
) is 6.5 ns (133-MHz device).
1
, CE
X
can be used to
2
, CE
3
) and an
1
, CE
2
,
the type of access (Read or Write) is maintained throughout
the burst sequence.
Single Write Accesses
Write access are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
is asserted LOW. The address presented to the address bus
is loaded into the address register. The write signals are
latched into the Control Logic block. The data lines are
automatically three-stated regardless of the state of the OE
input signal. This allows the external logic to present the data
on DQs and DQP
On the next clock rise the data presented to DQs and DQP
(or a subset for byte write operations, see Truth Table for
details) inputs is latched into the device and the write is
complete. Additional accesses (Read/Write/Deselect) can be
initiated on this cycle.
The data written during the Write operation is controlled by
BW
write capability that is described in the Truth Table. Asserting
the Write Enable input (WE) with the selected Byte Write
Select input will selectively write to only the desired bytes.
Bytes not selected during a byte write operation will remain
unaltered. A synchronous self-timed Write mechanism has
been provided to simplify the Write operations. Byte Write
capability has been included in order to greatly simplify
Read/Modify/Write sequences, which can be reduced to
simple Byte Write operations.
Because the CY7C1355B/CY7C1357B is a common I/O
device, data should not be driven into the device while the
outputs are active. The Output Enable (OE) can be deasserted
HIGH before presenting data to the DQs and DQP
Doing so will three-state the output drivers. As a safety
precaution, DQs and DQP
during the data portion of a write cycle, regardless of the state
of OE.
Burst Write Accesses
The CY7C1355B/CY7C1357B has an on-chip burst counter
that allows the user the ability to supply a single address and
conduct up to four Write operations without reasserting the
address inputs. ADV/LD must be driven LOW in order to load
the initial address, as described in the Single Write Access
section above. When ADV/LD is driven HIGH on the subse-
quent clock rise, the Chip Enables (CE
WE inputs are ignored and the burst counter is incremented.
The correct BW
burst write, in order to write the correct bytes of data.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CE
the duration of t
X
signals. The CY7C1355B/CY7C1357B provides byte
3
are ALL asserted active, and (3) the Write signal WE
ZZREC
X
X
inputs must be driven in each cycle of the
.
1
, CE
after the ZZ input returns LOW.
2
, and CE
X
are automatically three-stated
3
, must remain inactive for
1
CY7C1355B
CY7C1357B
, CE
2
, and CE
Page 12 of 32
X
1
inputs.
3
, CE
) and
2
X
,
[+] Feedback