ISL5216KI-1 Intersil, ISL5216KI-1 Datasheet - Page 42

• Manufacturer Part Number: ISL5216KI-1
• Description: Digital Down Converter 196-Pin BGA
• Manufacturer: Intersil

Specifications of ISL5216KI-1

• Package: 196BGA
• Operating Temperature: -40 to 85 °C

P(15:0)
P(31:0)
P(31:0)
P(15:0)
P(15:0)
P(15:0)
31:24
23:16
31:24
23:16
15:8
15:8
15:0
N/A
N/A
N/A
7:0
7:0
Fourth serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 23:16.
Third serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 23:16.
Second serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 15:8.
First serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 7:0.
Set to zero
Seventh serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 23:16.
Sixth serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 15:8.
Fifth serial slot in Serial Data Output 2 (SD2x). x = A, B, C or D. See bits 7:0 of Table 26 for functional description of bits 7:0.
Writing to this location resets the following activities of the functional block indicated.
Writing to this location inserts one extra data sample in the CIC to FIR path by repeating a sample. Used for shifting the FIR filter
compute engine timing.
Writing to this location deletes one data sample in the CIC to FIR path. Used for shifting the FIR filter compute engine timing.
Carrier phase offset. Values of 0000H - FFFFH in this register represent phase shifts of 0 to 65535/65536 * 360 degrees (this value
may also be interpreted as a signed integer, in which case the range 8000H - 7FFFH corresponds to phase shifts of -180 to
32767/32768 * 180 degrees). For the HSP50216 backward compatibility, the original 3-bit phase offset (IWA *004 bits 8:6) is added
to the new 16-bit phase offset register. HSP50216 configurations use IWA *004. New configurations should set *004 bits 8:6 to zero
and use this register. This register is set to 0 by the reset pin.
Input Format/Select, NCO, Mixer and CIC.
Filter Compute Engine:
AGC:
Cartesian-to-Polar Coordinate Converter:
FIFO:
Resampler Timing NCO:
Output Section:
Self Test Control:
Clears any pending enable in each channel's input demultiplexer function, loads the CIC decimation counter (the load value
is indeterminate if the decimation counter preload register has not been loaded), clears all processing enables (stops all
processing in the data path, but does not clear the data path registers).
Resets the Read/Write pointers, fetch instruction 31 and start the filter program execution.
Resets the compute blocks in both the forward and loop filter blocks (any calculations in progress are lost).
Resets the compute blocks (any calculations in progress are lost).
Resets counter (clears the FIFO, all data is lost).
Clears the slave (active) frequency registers and clears the phase accumulator.
Resets the serial output section (clears all registers, counters, and flags but does not clear the configuration registers).
Resets the self test control logic of the front end (Input Format/Select, NCO, Mixer, and CIC) and the back end (Filter Compute
Engine, AGC, and Cartesian-to-Polar Coordinate Converter).
TABLE 28. SERIAL DATA OUTPUT 2 CONTENT/FORMAT REGISTER 1 (IWA = *017h)
TABLE 29. SERIAL DATA OUTPUT 2 CONTENT/FORMAT REGISTER 2 (IWA = *018h)
42
TABLE 31. CHANNEL TIMING ADVANCE STROBE REGISTER (IWA = *01Ah)
TABLE 32. CHANNEL TIMING RETARD STROBE Register (IWA = *01Bh)
TABLE 30. SOFTWARE RESET REGISTER (IWA = *019h)
TABLE 33. CARRIER PHASE OFFSET (IWA = *01Ch)
ISL5216
FUNCTION
FUNCTION
FUNCTION
FUNCTION
FUNCTION
FUNCTION
July 13, 2007
FN6013.3