ISL5416KI Intersil, ISL5416KI Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL5416KI
Manufacturer Part Number
ISL5416KI
Description
Up/Down Conv Mixer 1.8V 256-Pin BGA
Manufacturer
Intersil
Datasheet
1.ISL5416EVAL1.pdf
(71 pages)
Specifications of ISL5416KI
Package
256BGA
Operating Supply Voltage
1.8 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL5416KI
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL5416KIZ
Manufacturer:
INTERSIL
Quantity:
2
Part Number:
ISL5416KIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Electrical Specifications
INPUT AND CONTROL TIMING, CLOCK SKEW (FIGURE 11 AND 12)
CLKC Frequency
CLKC High
CLKC Low
Setup Time - Data Inputs, Input Enables to CLKX High
Hold Time - Data Inputs, Input Enables to CLKX High
Setup Time - SYNCInX to CLKC High
Hold Time - SYNCInX to CLKC High
CLKC to Output Valid - SYNCO
RESET Pulse Width Low
RESET Setup Time to CLKC High (Note 5)
CLKX to CLKC skew 1 (FIGURE 12)
CLKX to CLKC skew 2 (FIGURE 12)
MICROPROCESSOR WRITE TIMING (µP mode = 0, FIGURE 13)
P(15:0) Setup Time to Rising Edge of WR
P(15:0) Hold Time from Rising Edge of WR
A(2:0) Setup Time to Rising Edge of WR
A(2:0) Hold Time from Rising Edge of WR
CE Setup Time to Rising Edge of WR
CE Hold Time from Rising Edge of WR
WR Low Time
MICROPROCESSOR READ TIMING (µP mode = 0, FIGURE 14)
A(2:0) Hold Time from RISING Edge of RD (Note 7)
A(2:0) to P(15:0) Data Valid Time
RD Enable Time
RD Disable Time (Note 6)
CE Setup Time to Falling Edge of RD
CE Hold Time from Rising Edge of RD (Note 6)
READ Cycle Time (Note 7)
MICROPROCESSOR WRITE TIMING (µP MODE = 1, FIGURE 15)
P(15:0) Setup Time to Rising Edge of DSTRB
P(15:0) Hold Time from Rising Edge of DSTRB
A(2:0) Setup Time to Rising Edge of DSTRB
A(2:0) Hold Time from Rising Edge of DSTRB
CE Setup Time to Rising Edge of DSTRB
CE Hold Time from Rising Edge of DSTRB
R/W Setup Time to Falling Edge of DSTRB
R/W Hold Time from Rising Edge of DSTRB
DSTRB Low Time
MICROPROCESSOR READ TIMING (µP MODE = 1, FIGURE 16)
A(2:0) Hold Time from RISING Edge of DSTRB (Note 7)
A(2:0) to P(15:0) Data Valid Time
58
V
CCC
PARAMETER
= Core supply: 1.8V ± 0.09V, V
ISL5416
CCIO
= IO’s supply: 3.3V ± 0.165V, T
SYMBOL
t
t
t
t
t
SYNCS
SYNCH
R/WHR
t
t
WPWL
R/WSF
t
t
t
t
t
t
t
t
t
CKS1
CKS2
t
t
t
t
t
t
t
t
t
f
t
PSW
PHW
ASW
AHW
CSW
CHW
t
PDC
AHR
CHR
RCY
PHR
AHR
CSR
CHR
AHR
CLK
t
t
t
t
t
t
t
CSF
PSR
ASR
t
t
RW
DW
CH
DH
RD
CL
DS
RS
DV
RE
DV
A
= -40
MIN
-0.5
-1.5
5.5
2.5
2.5
7.5
8.5
2.5
7.5
25
-1
-2
-2
-4
-2
-1
-1
3
4
0
3
0
5
5
7
5
0
8
8
0
6
-
-
-
-
-
-
o
C to 85
MAX
o
8.5
95
19
16
5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
C Industrial
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns