AD8110AST Analog Devices Inc, AD8110AST Datasheet - Page 6

IC VIDEO CROSSPOINT SWIT 80LQFP

AD8110AST

Manufacturer Part Number
AD8110AST
Description
IC VIDEO CROSSPOINT SWIT 80LQFP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8110AST

Rohs Status
RoHS non-compliant
Function
Video Crosspoint Switch
Circuit
1 x 16:8
Voltage Supply Source
Dual Supply
Voltage - Supply, Single/dual (±)
±4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
80-LQFP
Array Configuration
16x8
Number Of Arrays
1
Screening Level
Industrial
Pin Count
80
Package Type
LQFP
Power Supply Requirement
Dual
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8110AST
Manufacturer:
Analog Devices Inc.
Quantity:
2
Part Number:
AD8110AST
Manufacturer:
ADI
Quantity:
846
Part Number:
AD8110AST
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8110ASTZ
Manufacturer:
ADI
Quantity:
160
Part Number:
AD8110ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD8110ASTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD8110/AD8111
CE
1
0
0
0
X
PARALLEL
UPDATE
(OUTPUT ENABLE)
SER/PAR
A0
A1
A2
(OUTPUT
ENABLE)
(SERIAL)
DATA IN
CLK
DATA
CE
UPDATE
X
1
1
0
X
OUT0 EN
OUT1 EN
OUT2 EN
OUT3 EN
OUT4 EN
OUT5 EN
OUT6 EN
OUT7 EN
RESET
D0
D1
D2
D3
D4
D1
D0
S
Q
CLK
X
f
f
X
X
CLK
D
LE
OUT0
Q
B0
D
Q
D1
D0
S
Q
CLK
DATA IN
X
Data
D0 . . . D4,
A0 . . . A2
X
X
D Q
OUT0
LE
B1
Q
D
D1
D0
i
S
Q
D Q
CLK
LE
OUT0
B2
D
Q
D1
D0
S
Q
DATA OUT
X
Data
NA in Parallel
Mode
X
X
D Q
CLK
Table III. Operation Truth Table
LE
OUT0
B3
Q
i-40
D
SWITCH MATRIX
D1
D0
S
Q
D Q
CLK
CLR
OUT0
LE
EN
D
Q
128
D1
D0
S
RESET
X
1
1
1
0
Q
DECODE
CLK
D Q
LE
OUT1
B0
D
Q
SER/
PAR
X
0
1
X
X
D1
D0
S
Q
D Q
CLK
CLR
LE
OUT6
EN
D
Q
Operation/Comment
No change in logic.
The data on the serial DATA IN line is loaded
into serial register. The first bit clocked into
the serial register appears at DATA OUT 40
clocks later.
The data on the parallel data lines, D0–D4, are
loaded into the 40-bit serial shift register loca-
tion addressed by A0–A2.
Data in the 40-bit shift register transfers into the
parallel latches that control the switch array.
Latches are transparent.
Asynchronous operation. All outputs are disabled.
Remainder of logic is unchanged.
D1
D0
S
Q
D Q
CLK
LE
OUT7
B0
D
Q
D1
D0
S
Q
CLK
D Q
LE
OUT7
B1
Q
D
D1
D0
OUTPUT ENABLE
S
Q
CLK
D Q
LE
OUT7
B2
Q
D
8
D1
D0
S
Q
D Q
CLK
OUT7
LE
B3
Q
D
D1
D0
S
Q
D Q
CLK
CLR
OUT7
LE
EN
Q
D
DATA
OUT

Related parts for AD8110AST