MT48LC2M32B2P-6:GTR Micron Technology Inc, MT48LC2M32B2P-6:GTR Datasheet - Page 62
![](/photos/40/77/407734/tsop-ii-86_sml.jpg)
MT48LC2M32B2P-6:GTR
Manufacturer Part Number
MT48LC2M32B2P-6:GTR
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC2M32B2P-6GTR.pdf
(69 pages)
Specifications of MT48LC2M32B2P-6:GTR
Organization
2Mx32
Density
64Mb
Address Bus
13b
Access Time (max)
17/7.5/5.5ns
Maximum Clock Rate
166MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
180mA
Pin Count
86
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Figure 44:
PDF: 09005aef811ce1fe/Source: 09005aef811ce1d5
64MSDRAMx32_2.fm - Rev. J 12/08 EN
DQML, DQMH
COMMAND
BA0, BA1
DQM /
A0-A9
CLK
CKE
A10
DQ
Single WRITE
t CMS
t CKS
t AS
t AS
t AS
ACTIVE
Notes:
T0
ROW
ROW
BANK
t CKH
t CMH
t AH
t AH
t AH
t RCD
t RAS
t RC
1. For this example, BL = 4, and the WRITE burst is followed by a “manual” PRECHARGE.
2. 10ns is required between <D
3. A8 and A9 = “Don’t Care.”
t CK
to meet
T1
NOP
DISABLE AUTO PRECHARGE
t
WR.
t CMS
t CL
t DS
COLUMN m 3
WRITE
BANK
T2
D
IN
t CMH
t CH
t DH
m
t WR
62
IN
m> and the PRECHARGE command, regardless of frequency,
T3
NOP
2
Micron Technology, Inc., reserves the right to change products or specifications without notice.
SINGLE BANK
PRECHARGE
ALL BANKS
BANK
T4
T5
NOP
t RP
©2001 Micron Technology, Inc. All rights reserved.
64Mb: x32 SDRAM
Timing Diagrams
ACTIVE
ROW
T6
ROW
BANK
DON’T CARE