ATTINY261A-MU Atmel, ATTINY261A-MU Datasheet - Page 114

no-image

ATTINY261A-MU

Manufacturer Part Number
ATTINY261A-MU
Description
NO NEW DESIGNS, USE TINY261A-XU - 20MHZ, QFN/MLF,IND TEMP, G
Manufacturer
Atmel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY261A-MUR
Manufacturer:
Atmel
Quantity:
7 974
114
ATtiny261A/461A/861A
The dedicated Dead Time prescaler in front of the Dead Time Generator can divide the
Timer/Counter1 clock (PCK or CK) by 1, 2, 4 or 8 providing a large range of dead times that can
be generated. The Dead Time prescaler is controlled by two bits DTPS11 and DTPS10 from the
Dead Time Prescaler register. These bits define the division factor of the Dead Time prescaler.
The division factors are given in
Table 12-16. Division factors of the Dead Time prescaler
• Bits 3 : 0 - CS13, CS12, CS11, CS10: Clock Select Bits 3, 2, 1, and 0
The Clock Select bits 3, 2, 1, and 0 define the prescaling source of Timer/Counter1.
Table 12-17. Timer/Counter1 Prescaler Select
The Stop condition provides a Timer Enable/Disable function.
CS13
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
DTPS11
0
0
1
1
CS12
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
CS11
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
DTPS10
0
1
0
1
CS10
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Table
Asynchronous Clocking Mode
T/C1 stopped
PCK
PCK/2
PCK/4
PCK/8
PCK/16
PCK/32
PCK/64
PCK/128
PCK/256
PCK/512
PCK/1024
PCK/2048
PCK/4096
PCK/8192
PCK/16384
Prescaler divides the T/C1 clock by
1x (no division)
2x
4x
8x
12-16.
Synchronous Clocking Mode
T/C1 stopped
CK
CK/2
CK/4
CK/8
CK/16
CK/32
CK/64
CK/128
CK/256
CK/512
CK/1024
CK/2048
CK/4096
CK/8192
CK/16384
8197B–AVR–01/10

Related parts for ATTINY261A-MU