STM32F407IGH6 STMicroelectronics, STM32F407IGH6 Datasheet - Page 112
STM32F407IGH6
Manufacturer Part Number
STM32F407IGH6
Description
Microcontrollers (MCU) ARM M4 1024 FLASH 168 Mhz 192kB SRAM
Manufacturer
STMicroelectronics
Datasheet
1.STM32F407ZGT6.pdf
(167 pages)
Specifications of STM32F407IGH6
Core
ARM Cortex M4
Processor Series
STM32F4
Data Bus Width
32 bit
Maximum Clock Frequency
168 MHz
Program Memory Size
1024 KB
Data Ram Size
192 KB
On-chip Adc
Yes
Number Of Programmable I/os
140
Number Of Timers
10
Operating Supply Voltage
1.7 V to 3.6 V
Package / Case
UFBGA-176
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
24
Interface Type
CAN, I2C, I2S, SPI, UART
Program Memory Type
Flash
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F407IGH6
Manufacturer:
STMicroelectronics
Quantity:
1
Company:
Part Number:
STM32F407IGH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F407IGH6
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
112/167
Figure 40. I
1. Measurement points are done at CMOS levels: 0.3 × V
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
Figure 41. I
1. Based on characterization, not tested in production.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
SD transmit
SD receive
byte.
byte.
WS output
SD transmit
SD receive
CPOL = 0
CPOL = 1
WS input
CPOL = 0
CPOL = 1
2
2
S slave timing diagram (Philips protocol)
S master timing diagram (Philips protocol)
t v(WS)
t su(WS)
t w(CKH)
t w(CKH)
LSB receive
Doc ID 022152 Rev 2
LSB transmit
LSB transmit
t su(SD_MR)
LSB receive
t su(SD_SR)
t c(CK)
(2)
t c(CK)
(2)
(2)
(2)
MSB receive
MSB transmit
MSB receive
DD
MSB transmit
t w(CKL)
and 0.7 × V
t w(CKL)
t f(CK)
(1)
t h(SD_MR)
DD
(1)
STM32F405xx, STM32F407xx
t v(SD_MT)
.
Bitn receive
t v(SD_ST)
t h(SD_SR)
Bitn transmit
Bitn transmit
Bitn receive
t r(CK)
LSB receive
t h(WS)
t h(SD_MT)
LSB transmit
t h(WS)
t h(SD_ST)
LSB transmit
LSB receive
ai14884b
ai14881b