SI3019-KT Silicon Laboratories Inc, SI3019-KT Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3019-KT
Manufacturer Part Number
SI3019-KT
Description
IC VOICE DAA GCI/PCM/SPI 16TSSOP
Manufacturer
Silicon Laboratories Inc
Type
Chipsetr
Datasheet
1.SI3056-KS.pdf
(96 pages)
Specifications of SI3019-KT
Package / Case
16-TSSOP
Function
Data Access Arrangement (DAA)
Interface
GCI, PCM, SPI
Number Of Circuits
1
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
8.5mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Includes
Line Voltage Monitor, Loop Current Monitor, Overload Detection, Parallel Handset Detection, Polarity Reversal Detection, TIP and
Product
Modem Chip
Supply Voltage (min)
3 V
Supply Current
8.5 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI3019-KT
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI3019-KTR
Manufacturer:
VIA
Quantity:
324
Part Number:
SI3019-KTR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Register 8. PLL Divide N
Reset settings = 0000_0000 (serial mode 0, 1)
Reset settings = 0001_0011 (serial mode 2)
Register 9. PLL Divide M
Reset settings = 0000_0000
Register 10. DAA Control 3
Reset settings = 0000_0000
Bit
7:0
Bit
7:0
Bit
7:1
Name
Name
Name
Type
Type
Type
0
Bit
Bit
Bit
Reserved Read returns zero.
M[7:0]
Name
N[7:0]
Name
Name
DDL
D7
D7
D7
PLL N Divider.
Contains the (value –1) for determining the output frequency on PLL1.
PLL M Divider.
Contains the (value –1) for determining the output frequency on PLL1.
Digital Data Loopback.
0 = Normal operation.
1 = Audio data received on SDI and loops it back out to SDO before the TX and RX filters.
Outputted data is identical to inputted data.
D6
D6
D6
D5
D5
D5
D4
D4
D4
M[7:0]
N[7:0]
R/W
R/W
D3
D3
D3
Rev. 1.03
D2
D2
D2
Function
Function
Function
D1
D1
D1
DDL
R/W
D0
D0
D0
Si3018/19/10
55