M69AR024BL70ZB8 STMicroelectronics, M69AR024BL70ZB8 Datasheet
M69AR024BL70ZB8
Available stocks
Related parts for M69AR024BL70ZB8
M69AR024BL70ZB8 Summary of contents
Page 1
Mbit (1M x16) 1.8V Supply, Asynchronous PSRAM FEATURES SUMMARY SUPPLY VOLTAGE: 1.7 to 2.25V ACCESS TIME: 70ns, 80ns LOW STANDBY CURRENT: 110µA DEEP POWER DOWN CURRENT: 10µA COMPATIBLE WITH STANDARD LPSRAM TRI-STATE COMMON I/O March 2005 M69AR024B Figure 1. ...
Page 2
M69AR024B TABLE OF CONTENTS FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
Table 8. Write Mode AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
... The M69AR024B Mbit (16,777,216 bit) CMOS memory, organized as 1,048,576 words by 16 bits, and is supplied by a single 1.7V to 2.25V supply voltage range. M69AR024B is a member of STMicroelectronics 1T/1C (one transistor per cell) memory family. These devices are manufactured using dynamic random access memory cells, to minimize the cell size, and maximize the amount of memory that can be implemented in a given area ...
Page 5
Figure 3. TFBGA Connections (Top view through package DQ8 DQ9 A5 A6 DQ10 V SS A17 A7 DQ11 ...
Page 6
M69AR024B SIGNAL DESCRIPTIONS See Figure 2., Logic Diagram, 1., Signal Names, for a brief overview of the sig- nals connected to this device. Address Inputs (A0-A19). The Address Inputs select the cells in the memory array to access dur- ing ...
Page 7
Figure 4. Block Diagram INTERNAL GENERATOR ADDRESS CONTROL CONTROLLER V SS ARBITRATION LOGIC CLOCK REFRESH CONTROLLER DYNAMIC MEMORY ARRAY INPUT/OUTPUT BUFFER COLUMN DECODER LOGIC ADDRESS POWER M69AR024B DQ0-DQ7 DQ8-DQ15 AI07261b 7/28 ...
Page 8
M69AR024B OPERATION Operational modes are determined by device con- trol inputs W, E1, E2, LB and UB as summarized in the Operating Modes table (see 2., Operating Modes). Power Up Sequence Because the internal control logic of the M69AR024B needs ...
Page 9
Table 2. Operating Modes Operation E2 E1 Standby (Deselect) Output Disabled Output Disabled (2) (No Read) Upper Byte (2) Read Lower Byte V ...
Page 10
M69AR024B MAXIMUM RATING Stressing the device above the rating listed in the “Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above ...
Page 11
DC AND AC PARAMETERS This section summarizes the operating and mea- surement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under ...
Page 12
M69AR024B Table 5. Capacitance Symbol C Input Capacitance on all pins (except DQ) IN (2) Output Capacitance C OUT Note: 1. Sampled only, not 100% tested. 2. Outputs deselected. Table 6. DC Characteristics Symbol Parameter I CC1 V Active Current ...
Page 13
Table 7. Read Mode AC Characteristics Symbol Alt. (1,2) t Address Valid Time t RC AVAX t t Address Valid to Chip Enable Low AVEL ASC t t Address Valid to Output Enable Low AVGL ASO (3,5) t Address Valid ...
Page 14
M69AR024B Figure 7. Address Controlled, Read Mode AC Waveforms A0-A19 tAVEL E1 G LB, UB DQ0-DQ15 Note High High. Figure 8. Address and Output Enable Controlled, Read Mode AC Waveforms tAXAV A0-A19 E1 G UB, LB ...
Page 15
Figure 9. LB/UB Controlled, Read Mode AC Waveforms tAXAV A0-A19 tAVQV E1 Low tBLQV LB UB tBLQX DQ0-DQ7 DQ8-DQ15 Note Low High Low High. tAVAX ADDRESS VALID tBLQV tBHQZ tBLQV tBHQX tBLQX ...
Page 16
M69AR024B Table 8. Write Mode AC Characteristics Symbol Alt. (1,2) t Write Cycle Time t WC AVAX (2) t Address Valid to LB, UB Low t AS AVBL (2) t Address Valid to Chip Enable Low t AS AVEL (2) ...
Page 17
Symbol Alt. (6) t Output Enable High to Chip Enable Low t OHCL GHEL (4) t Write Enable High to Address Transition t WR WHAX t t Write Enable High to Input Hi-Z WHDZ DH (3) t Write Enable Low ...
Page 18
M69AR024B Figure 11. Write Enable Controlled, Write AC Waveforms A0-A19 E1 Low tAVWL W LB DQ0-DQ15 Note High. Figure 12. Write Enable and UB/LB Controlled, Write AC Waveforms 1 A0-A19 E1 Low tAVWL ...
Page 19
Figure 13. Write Enable and UB/LB Controlled, Write AC Waveforms 2 A0-A19 E1 Low W tAVBL LB tBHWL UB DQ0-DQ7 DQ8-DQ15 Note High. Figure 14. Write Enable and UB/LB Controlled, Write AC Waveforms 3 A0-A19 E1 Low W ...
Page 20
M69AR024B Figure 15. Write Enable and UB/LB Controlled, Write AC Waveforms 4 A0-A19 E1 Low W tAVBL LB DQ0-DQ7 tAVBL UB DQ8-DQ15 Note High. 20/28 tAVAX ADDRESS VALID tAXAV tAXAV tBHAX tBLBH tBLBH2 tDVBH tBHDZ VALID DATA INPUT ...
Page 21
Figure 16. Chip Enable Controlled, Read and Write Mode AC Waveforms A0-A19 tEHAX E1 tEHEL W UB, LB tGHEL G tEHQZ tEHQX READ DATA DQ0-DQ15 OUTPUT Note: Write address is valid from last falling edge of either ...
Page 22
M69AR024B Figure 18. Output Enable and Write Enable Controlled, Read and Write Mode AC Waveforms tAXAV A0-A19 E1 Low tAVWL W UB tGHQZ tGHQX DATA DQ0-DQ15 OUT Note: E1 can be tied Low for a W and G ...
Page 23
Table 9. Standby Mode AC Characteristics Symbol Alt Low Setup Time for Power Down Entry CLEX CSP Low Hold Time after Power Down Entry EXCH C2LP E1 High Hold Time following E2 High after ...
Page 24
M69AR024B Figure 21. Power-Up Mode AC Waveforms E1 E2 VCC Figure 22. Standby Mode Entry AC Waveforms, After Read E1 tEHGL G W Read Active Note High. 24/28 tEHEV VCCmin tEHWL Standby Write Active AI09395 Standby AI09396 ...
Page 25
PACKAGE MECHANICAL Figure 23. TFBGA48 6x8mm - 6x8 Active Ball Array, 0.75mm Pitch, Package Outline, Bottom View FD FE BALL "A1" Note: Drawing is not to scale. Table 10. TFBGA48 6x8mm - 6x8 Active Ball Array, 0.75mm Pitch, ...
Page 26
... Shipping Method T = Tape & Reel Packing The notation used for the device number is as shown in list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest STMicroelectronics Sales Office. 26/28 M69AR024B Table 11., Ordering Information T Scheme ...
Page 27
REVISION HISTORY Table 12. Document Revision History Date Version 09-Oct-2002 1.0 17-Feb-2003 2.0 14-Mar-2003 2.1 04-Apr-2003 2.2 04-Jun-2003 2.3 17-Jun-2003 2.4 25-Jul-2003 2.5 21-Oct-2003 2.6 11-Mar-2004 3.0 16-Apr-2004 4.0 25-May-2004 5.0 29-Sep-2004 6.0 17-Mar-2005 7.0 Revision Details First Issue Document ...
Page 28
... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics ...