EF9345P STMicroelectronics, EF9345P Datasheet
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
EF9345P
Available stocks
Related parts for EF9345P
EF9345P Summary of contents
Page 1
... IC cost and PCB space. March 1995 HMOS2 SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR ORDER CODE : EF9345P PIN CONNECTIONS ASM HVS/HS ...
Page 2
EF9345 PIN DESCRIPTION (All the input/output pins are TTL compatible) Pin Name Pin N° Function Type MICROPROCESSOR INTERFACE Multiplexed 17-29 AD(0:7) I/O Address/Data 21- Data Strobe R Read/Write Chip ...
Page 3
BLOCK DIAGRAM STA AD(0: R MPU ACCESS ROR R3 TRANSCODER ADDRESS UNIT 6 AM(8:13) CMD ROW BUFFER 120 x 8 ROM ...
Page 4
EF9345 ABSOLUTE MAXIMUM RATINGS Symbol V * Supply Voltage Input Voltage in T Operating Temperature A T Storage Temperature stg P Maximum Power Dissipation Dm * With respect to Vss. Stresses above those hereby listed may cause ...
Page 5
MEMORY INTERFACE V = 5.0V 5 70° Clock : f = 12MHz ; Duty Cycle Reference Levels : V = 0.8V and V IL Symbol Ident. N° ...
Page 6
EF9345 MICROPROCESSOR INTERFACE EF9345 is motel compatible. It automatically se- lects the processor type by using AS input latch to state of the DS input. No external logic is needed to adapt bus control signals from most of the common ...
Page 7
Figure 4 : Microprocessor Interface Timing Diagram 2 (INTEL Type) - Read Cycle ALE (Pin AS) RD (Pin DS) WR (Pin R/W) CS AD(0:7) Figure 5 : Microprocessor Interface Timing Diagram 2 (INTEL Type) - Write Cycle ALE (Pin AS) ...
Page 8
EF9345 VIDEO INTERFACE HP, HVS/HS, PC/ 5.0V 5 70°C, CLK Duty Cycle = 50 Reference Levels : V = 0.8V and V IL Symbol t Setup ...
Page 9
Figure 7 : Vertical and Horizontal Synchronization Outputs (CLK = 12MHz) EF9345 9/38 ...
Page 10
EF9345 FUNCTIONAL DESCRIPTION The EF9345 is a low cost, semigraphic, CRT con- troller optimized for use with a low cost, monochrome or color TV type CRT (64ms per line 60Hz refresh frequency). The EF9345 displays up ...
Page 11
MEMORY ORGANIZATION Logical And Physical Addressing The physical 16-Kbyte addressing space is logicaly partitioned by EF9345 into 40-byte buffers (Fig- ure 8). More precisely, a logical address is given triplet where : - X = ...
Page 12
EF9345 Data Structure in Memory A page is a data structure displayable on the screen rows of characters. According to the character code format, each row on the screen is associated with 2 (or 3) 40-byte buffers. ...
Page 13
Table 2 X and Y Condition < SCREEN FORMAT AND ATTRIBUTES The screen format and attributes are programmed ...
Page 14
EF9345 Insert Modes : PAT (4:5) During retrace, margin and extended margin peri- ods, the I output pin delivers the value of the insert margin attribute MAT M 4 During active line period, the I output ...
Page 15
Table 3 : Screen Format MARGIN SERVICE ROW Y ORIGIN Y ORIGIN + 1 BULK Service Row YOR YOR YOR +1 +23 YOR +2 Char Code PAT TGS 7 40 CHAR LONG CHAR VAR ...
Page 16
EF9345 40 CHAR/ROW CHARACTER CODES To display pages in 40 character per row format, one out of three character code formats must be selected : - Fixed long (24 bits) code : all parallel attributes. - Fixed short (16 bits) ...
Page 17
Figure 13 (Continued) Type and Set Code : B(4: ...
Page 18
EF9345 Figure 15 : Coloring with Quadrichrome Characters CHARACTER CODE A BYTE SLICE BYTE SHIFTING : 2 bits at once at half the pixel frequency Figure 16 : ...
Page 19
Variable Codes In many cases, successive characters on screen belong to the same character set and have the same attributes. Variable codes achieve memory saving by storing B and A bytes only when it is required by exploiting the C7 ...
Page 20
EF9345 Random access to a variable code is obviously not as easy. The EXP, KRE and CMP commands are designed to facilitate this task (figure 17). The EXP command translates a full row of variable codes into a row of ...
Page 21
Figure 20 : Fixed Short Code to Fixed Long Code Translation EF9345 21/38 ...
Page 22
EF9345 USED DEFINED CHARACTER GENERATOR IN MEMORY : DOR REGISTER With 40 char / row, the elementary window dimen- sions on the screen are 10 slices x 8 pixels. Thus, a character cell holds 10 bytes in memory and 4 ...
Page 23
The cells of one given character set should be layed in one block 100 character cells may be addressed in each set (or 200 for low resolution quadrichrome only). The location in memory, where to fetch the sets ...
Page 24
EF9345 Figure 23 : Accessing a Character Slice in Memory Using OCT Command with Auxiliary Pointer R1 SLICE On-Chip Character Generator - G set is common to 40 and 80 char./row modes 0 ...
Page 25
Figure Alphanumeric Character Set in 40 Character/Row Mode ...
Page 26
EF9345 Figure Semigraphic Character Set ...
Page 27
Figure Stroke Set ...
Page 28
EF9345 Figure and G Accentued Character Sets Example : Byte Byte ...
Page 29
CHAR/ROW CHARACTER CODES To display pages in 80 character per row format, one of two character code formats must be se- lected : - Long (12 bits) code : 4 parallel attributes and large on-chip 1024 semigraphic character set, ...
Page 30
EF9345 Figure Char/Row Character Code Packing 7 PACKING 2 CODES IN 3 BYTES IN MEMORY Figure 30 : KRL Command : Sequential Access to Long Codes KRL Command ...
Page 31
Displaying the Attributes - DOR Register Short code and mosaïc characters are not flashing, not underlined and "positive". The attributes are processed in the following order : - Underline or underlined cursor : foreground is forced on the last slice ...
Page 32
EF9345 Figure Alphanumeric Character Set in 80 Character/Row Mode ...
Page 33
MICROPROCESSOR ACCESS COMMANDS A microprocessor bus cycle may transfer one byte from/to the microprocessor to/from a directly ad- dressable register. These registers provide an in- direct access : - To/from 5 on-chip indirect registers : ROR, DOR, MAT, PAT and ...
Page 34
EF9345 Data Phase - Registers When EF9345 is selected and while AS input is low, the Ri register is accessed. R0 designates a write-only COMMAND register or a read-only STATUS register hold the arguments of a command. ...
Page 35
Notes on Command Execution 1. The execution of any command starts at the trailing edge of DS when (and only when EF9345 has been selected, - XQR has been set, at the previous AS falling edge. This scheme ...
Page 36
EF9345 General Purpose Access to a Byte OCT This command uses either pointer. When use, an overflow yields incrementation. Move Buffer Commands : MVB, MVD, MVT These are memory to memory ...
Page 37
Figure 39 : Interface with EF6801 PORT C SC1 EF6801 E SC2 IOS Figure 41 : Typical Application with Dy- namic or Pseudoi-static RAM Multipage terminal with possibility of multiple user definable character sets. ADM(0:7) ASM AM(8:12) ...
Page 38
EF9345 PACKAGE MECHANICAL DATA 40 PINS - PLASTIC DIP Dimensions Min 0. 15 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes ...