SDA6001 Micronas, SDA6001 Datasheet
SDA6001
Specifications of SDA6001
Available stocks
Related parts for SDA6001
SDA6001 Summary of contents
Page 1
Edition Feb. 8, 2002 6251-557-2PD PRELIMINARY DATA SHEET SDA 6000, SDA 6001 Version B11 Teletext Decoder with Embedded 16-bit Controller M2 ...
Page 2
Contents Overview Pin Description Architectural Overview C16X Microcontroller Interrupt and Trap Function System Control & Configuration Peripherals Clock System Sync System Display Generator D/A Converter Slicer and Acquisition Register Overview Electrical Characteristics ...
Page 3
... Previous Version: Page Subjects (major changes since last revision) Update to all B11 design step related features: - Double Resolution for interlaced video signals (only SDA6001) - Testmode activation for switching bidirectional pins to input - Modifications to Slicer module - Digital RGB interface - Refresh Cycle Control of SDRAM - I² ...
Page 4
... Prioritization of Interrupt and PEC Service Requests . . . . . . . . . . . 5.2.2 Saving the Status during Interrupt Service . . . . . . . . . . . . . . . . . . . 5.2.3 Interrupt Response Times 5.2.4 PEC Response Times 5.2.5 Fast Interrupts 5.3 Trap Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.3.1 External Interrupt Source Control . . . . . . . . . . . . . . . . . . . . . . . . . . System Control & Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 5
... Asynchronous Data Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.1.2 Asynchronous Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.1.3 Asynchronous Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.2 Synchronous Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.2.1 Synchronous Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.2.2 Synchronous Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.2.3 Synchronous Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.3 Baud Rate Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.3.3.1 Baud Rates in Asynchronous Mode . . . . . . . . . . . . . . . . . . . . . . 7.3.3.2 Baud Rates in Synchronous Mode . . . . . . . . . . . . . . . . . . . . . . . 7.3.4 Autobaud Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 6
... Sync System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.1.1 Screen Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.1.2 Sync Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.2 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.3 Double Resolution combined with interlaced video signals Ionly SDA6001 9.3.1 Sync rasters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9.3.1.1 50Hz/100Hz Mode (ABAB 9.3.1.2 100 Hz Mode (AABB 9.3.1.3 100 Hz Mode (AAAA 9.3.2 Registers important for double resolution . . . . . . . . . . . . . . . . . . . . ...
Page 7
... Ports used for digital RGB Interface . . . . . . . . . . . . . . . . . . . . . . . 10.8.3 Registers used for the digital RGB interface . . . . . . . . . . . . . . . . . D/A Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11.1 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Slicer and Acquisition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.1 General Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.2 Slicer Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.2.1 Distortion Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.3 H/V-Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.4 Acquisition Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 8
... CPU General Purpose Registers (GPRs) 13.3 Registers Ordered by Context . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.4 Registers Ordered by Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.4.1 Registers in SFR Area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.4.2 Registers in ESFR Area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.2 Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.3 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.4 Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.5 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 9
... Interfacing the Encoder to the Microcontroller . . . . . . . . . . . . . . . . Figure 7-7 Evaluation of the Incremental Encoder Signals . . . . . . . . . . . . . . . Figure 7-8 Evaluation of the Incremental Encoder Signals . . . . . . . . . . . . . . . Figure 7-9 Block Diagram of an Auxiliary Timer in Counter Mode . . . . . . . . . Figure 7-10 Concatenation of Core Timer T3 and an Auxiliary Timer . . . . . . . . PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 10
... SFRs and Port Pins Associated with the A/D Converter . . . . . . . 7 - 121 Figure 8-1 Clock System Figure 9-1 M2’s Display Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 9-2 Priority of Clamp Phase, Screen Background and Pixel Layer Area Figure 9-3 50Hz/100Hz mode(ABAB Figure 9-4 100 Hz Mode (AABB Figure 9-5 100 Hz Mode (AAAA PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 11
... Figure 10-21 Organization of GAIs in the External SDRAM . . . . . . . . . . . . . . . Figure 10-22 GAI Instruction Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 12-1 Block Diagram of Digital Slicer and Acquisition Interface . . . . . . . Figure 12-2 VBI Buffer: General Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 14-1 H/V - Sync-Timing (Sync-master mode Figure 14-2 VCS -Timing (Sync-master mode PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 12
... Chapter 12, Acquisition and Slicer Describes features and functionality of the data caption unit. • Chapter 13, Register Overview Summarizes all HW-registers of M2. • Chapter 14, Electrical Characteristics Lists all important AC and DC values and the maximum operating conditions of M2. C-1 PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 13
... SDA 6000 / SDA 6001 Related Documentation For easier understanding of this specification it is recommended to read the documentation listed in the following table. Moreover it gives an overview of the software drivers which are available for M2. Document Name C-2 PRELIMINARY DATA SHEET Document Purpose Version 3.00 Micronas ...
Page 14
... The memory architecture is based on the concept of a unified memory - placing program code, variables, application data, bitmaps and data captured from the analog TV signal’s vertical blanking interval (VBI) in the same physical memory. M2’s external bus interface PRELIMINARY DATA SHEET Version 3.00 Overview Micronas ...
Page 15
... Verification and validation before targeting • General test concept • Documentation • Graphical interface design for non-programmers • Modular and open tool chain, configurable by customer MATE uses available C166 microcontroller family standard tools as well as a dedicated M2 tools PRELIMINARY DATA SHEET Version 3.00 Overview Micronas ...
Page 16
... Embedded System the 16 Bit MC, TTX/EPG/TeleWeb, High End OSD Engine Figure 1-1 M2 Tool Flow PRELIMINARY DATA SHEET New Tool Generation User Interface Simulator C Compiler Object Code C166-Available Linker/Locator PC Simulator + EVA Board Version 3.00 Overview Events and Action Editor C Code Generator C Sources Debugging UEB11114 Micronas ...
Page 17
... Evaluation Board Simulator to connect a C166 EVA Board to the M2 simulation The M2 software is written in ANSI-C to fulfil the platform independent development. The ported software is code and runtime optimized. The layers of the modular architecture are separated by application program interfaces which ensure independent handling of the modules PRELIMINARY DATA SHEET Version 3.00 Overview Micronas ...
Page 18
... KBytes XRAM On-chip • General Purpose Timer Units (GPT1 and GPT2). • Asynchronous/Synchronous Serial Interface (ASC0) with IrDA Support. Full-duplex Asynchronous MBaud or Half-duplex Synchronous up to 4.1 MBaud. Type SDA 6000 / SDA 6001 PRELIMINARY DATA SHEET P-MQFP-128-2 Package P-MQFP-128-2 Version 3.00 Overview CMOS Micronas ...
Page 19
... HW-support for Italic Characters • User Definable Character Fonts • Fast Blanking and Contrast Reduction Output • Double resolution graphic for interlaced sync rasters (SDA6001 only) Acquisition Features • Two Independent Data Slicers (One Multistandard Slicer + one WSS-only Slicer) • Parallel Multi-norm Slicing (TTX, VPS, WSS, CC, G+) • ...
Page 20
... DD(3.3 V) XTAL1 XTAL2 RSTIN COR UDQM LDQM DD(2.5 V) PRELIMINARY DATA SHEET Version 3.00 Overview Address 16 Bit Data 16 Bit Port 2 8 Bit Port 3 15 Bit Port 4 6 Bit Port 5 6 Bit Port 6 7 Bit JTAG 4 Bit UEL11115 Micronas ...
Page 21
Pin Description ...
Page 22
... SDA 6000 / SDA 6001 2 Pin Descriptions PRELIMINARY DATA SHEET Version 3.00 Pin Descriptions Micronas ...
Page 23
... Pin Descriptions D13 V 61 DD33 SS33 D14 DD33 SS33-4 51 D15 LDQM 48 UDQM CSROM 45 CLKEN 44 CSSDRAM 43 MEMCLK V 42 DD33 SS33-3 40 A15/CAS 39 A14/RAS 38 A13 UEP11116 Micronas ...
Page 24
... Address bit/SDRAM address bit O Address bit/ Row address strobe for SDRAM access O Address bit/ Column address strobe for SDRAM access I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit I/O Data bit Version 3.00 Pin Descriptions Micronas ...
Page 25
... Output of the oscillator amplifier circuit I Input of the oscillator amplifier circuit I Reset input pin I CVBS signal inputs for full service data slicing I Ground for CVBS1A (differential input) I CVBS signal inputs for WSS data slicing O Analog output for red channel Version 3.00 Pin Descriptions Micronas ...
Page 26
... I/O General purpose I/O port/GPT1 timer T3 ext. up/down; see also chapter 10.8 I/O General purpose I/O port/GPT1 timer T4 input for count/gate/reload/capture; see also chapter 10.8 I/O General purpose I/O port/GPT1 timer T3 count/gate input; see also chapter 10.8 Version 3.00 Pin Descriptions 2 C Bus clock line Bus data line 0 Micronas ...
Page 27
... General purpose Input port/GPT1 timer T4 ext.up/down ctrl. input; see also chapter 10.8 I/O General purpose Input port/GPT1 timer T2 ext.up/down ctrl. input; see also chapter 10.8 I/O General purpose I/O port/Trigger input-signal for ‘On Chip Debug System’ (OCDS); see also chapter 10.8 Version 3.00 Pin Descriptions Micronas ...
Page 28
... Analog ground S Analog power (for PLL and DAC) (2 Analog ground S Analog power (for ADCs) (2 Digital ground (for digital core) S Digital power (for digital core) (2.5 V) Version 3.00 Pin Descriptions 2 C bus clock line bus data line bus data line 2 Micronas ...
Page 29
... Pin Definition and Functions (cont’d) Pin Pin Name Second No. Function V 13, 31, – SS33 1-8 41, 52, 60, 68, 84, 107 V 14, 32, – DD33 1-8 42, 53, 61, 69, 85, 106 1) (Must be kept to “0” in application PRELIMINARY DATA SHEET Dir. Function S Digital ground for pads S Digital power (for pads) (3.3 V) Version 3.00 Pin Descriptions Micronas ...
Page 30
Architectural Overview ...
Page 31
... SDA 6000 / SDA 6001 3 Architectural Overview AMI Figure 3-1 M2 Top Level Block Diagram PRELIMINARY DATA SHEET Version 3.00 Architectural Overview Micronas ...
Page 32
... M2 supports two hardware display layers. To refresh the screen the M2 reads and mixes two independent pixel sources simultaneously. Different formats of the pixels which are part of different applications (e.g. Teletext formats, 12-bit RGB or 16-bit RGB values) can be stored in the same frame buffer at the same time PRELIMINARY DATA SHEET Version 3.00 Architectural Overview Micronas ...
Page 33
... MBit organized as 4 memory banks). For TV controlling tasks M2 provides three serial interfaces (I purpose timers, (GPT1, GPT2), a real time clock (RTC), a watch dog timer (WDT converter and eight external interrupts PRELIMINARY DATA SHEET Version 3.00 Architectural Overview 2 C, ASC, SSC), two general Micronas ...
Page 34
C16X Microcontroller ...
Page 35
... SDA 6000 / SDA 6001 4 C16X Microcontroller PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 36
... The CPU executes the C166 instruction set (with the extensions of the C167 products). Its main features are the following: • 4-stage pipeline (Fetch, Decode, Execute and Write-Back). • 16 16-bit General Purpose Registers • 16-bit Arithmetic and Logic Unit • Barrel shifter • Bit processing capability PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 37
... Watchdog timer module • General XBUS peripherals control • Power management additional to the standard Idle and Power Down modes • Control interface for Clock Generation Unit • Identification register block for chip and CSCU identification PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 38
... The On-Chip Debug System allows the detection of specific events during user program execution through software and hardware breakpoints. An additional communication module allows communication between the OCDS and an external debugger, through a standard JTAG port. This communication is performed in parallel to program execution PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 39
... In case of cache miss wait states are inserted until the data is ready. IRAM, XRAM and the special function register areas can be accessed without wait states PRELIMINARY DATA SHEET C16X Microcontroller 2 C, internal XBUS memory (XRAM)) and the to 41 (excluding internal memory H H Version 3.00 Micronas ...
Page 40
... Bit addressing is supported by a part of the special function registers, a part of the IRAM and the general purpose registers (GPRs EBI AMI PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Boot ROM PMBUS ICACHE C16X XBUS DCACHE ACQ UED11214 Micronas ...
Page 41
... Storage of Words, Byte and Bits in a Byte Organized Memory Note: Byte units forming a single word or a double word must always be stored within the same physical (internal, external, ROM, RAM) and organizational (page, segment) memory area PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 42
... Figure 4-3 Page Kbyte Page 2 H Page 1 H Page 0 H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller RAM / SFR Area 4 Kbytes 00’FFFF H SFR Area 00’FE00 H 00’FA00 IRAM H 00’F600 H Reserved 00’F200 H ESFR Area 00’F000 H UED11213 Micronas ...
Page 43
... H 00’FBFE … 00’F800 H Reserved. Do not use this combination. Reserved. Do not use this combination. 00’FDFE … 00’F600 H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller for single word instructions and the GPRs of the H (Default after Reset (Note: No circular stack) H Micronas ...
Page 44
... CP register. A particular Switch Context (SCXT) instruction performs register bank switching and automatically saves the previous PRELIMINARY DATA SHEET C16X Microcontroller Word Register R15 R14 R13 R12 R11 R10 R9 R8 RL7 R7 RL6 R6 RL5 R5 RL4 R4 RL3 R3 RL2 R2 RL1 R1 RL0 R0 Version 3.00 Micronas ...
Page 45
... PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller to 00’FCFE (just below the bit 00’FD00 H 00’FCFE H 00’FCE0 H 00’FDDE H Internal RAM 00’F600 H 00’F5FE H MCD02266 Micronas ...
Page 46
... ESFR space ;(EXTR is not required for this access) ;The scope of the EXTR #4 instruction… ; … ends here! ;T8REL uses 16-bit mem address, ;R1 is accessed via the SFR space PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller … 00’F000 ). H H Micronas ...
Page 47
... SDA 6000 / SDA 6001 Note: The tools are equipped to monitor accesses to the ESFR area and will automatically insert EXTR instructions or issue a warning in case of missing or excessive EXTR instructions PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 48
... External Static Memory Devices M2 supports access to external ROM, Flash ROM and SRAM devices which provide a t read cycle time < 120 ns. Only 16-bit word access is supported. The maximum PRELIMINARY DATA SHEET # Bank # Row Addresses Addresses Version 3.00 C16X Microcontroller # Column Addresses 8 8 Micronas ...
Page 49
... SDA 6000 / SDA 6001 memory size is limited by the number of external address lines external address lines are configurable, thus devices providing MByte of static external memory can be connected to M2 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 50
... SDRAM location four consecutive access cycles from the same source are served if the other source is addressing an external ROM device PRELIMINARY DATA SHEET ROM or Flash-ROM Flash-ROM 128 KByte...4 MByte 128 KByte...4 MByte M2 Version 3.00 C16X Microcontroller ROM or UEB11118 Micronas ...
Page 51
... SDRAM banks. Detailed timings and the specification of setup and hold conditions can be found in Chapter 14. MEMCLK CSSDRAM RAS Read CAS WR ca A(21:0) SDRAM Data D(15:0) CSROM RD Figure 4-6 Interlocked Access Cycles to ROM and SDRAM PRELIMINARY DATA SHEET C16X Microcontroller ROM_Adr ROM Data Version 3.00 Act Write ra ra UET11119 Micronas ...
Page 52
... Activate PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Act Pre Act Read Bank Bank Activate Precharge Activate UET11120 Micronas ...
Page 53
... H H ... 40’FFFF are mapped to 00’8000 H H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller EBI Address-Space FF’FFFF D 80’0000 S2 41’0000 40’0000 00’0000 UED11212 shown to the ICACHE, H ... 01’7FFF : H H ... 00’7FFF H ... 3F’FFFF H Micronas ... ...
Page 54
... H 80’0000 + address – REDIR_LOWER H address + 40’0000 H ... 40’FFFF H (9F’FFFF ) access the 64MBit (16 MBit) SDRAM H H ... 7F’FFFF H ... 3F’FFFF H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller ... H 16 kBytes “111” (PMBUS) and 41’0000 H are passed to the H must not be used. If the H Micronas H ...
Page 55
... SDRAM such as the execution of the requisite initialization sequence, power down mode entry/exit etc. When executing a direct mode command the EBI shifts the contents of register EBIDIR into the SDRAM control lines. The Micronas SDRAM driver (refer to document list) provides appropriate functions for executing operations in direct mode. 4.5.2 ...
Page 56
... For access to segment 255, the segment part of the address is (7:0) replaced by REDIR1_SEG. The configuration of the “External Bus Interface” and its operation mode is defined with the EBICON and EBIREF register PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 00FF REDIR1_SEG (7:0) rw Micronas H 0 ...
Page 57
... Refresh Cycle Time Recommended setting (EBIREF) 100MHz (SDRAM 15,6µs 1559 15,6µs 1559 15,6µs 1559 7,8µs 779 7,8µs 779 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 03E8 EBIREF CLOCK ) 66MHz (SDRAM CLOCK CLOCK 1039 1039 1039 519 519 Micronas ...
Page 58
... EDMA Figure 4-9 Four-Phase Handshake 2048 256 2B), 2 banks (bank = adr_11) 4096 256 2B), 4 banks (bank = adr_13:12) I PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 REF - - SDR ED EN SZE III IV UET11123 Micronas ...
Page 59
... NOP CLKEN CS_N RAS_N CAS_N WE_N ADR_10 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 CLK CS RAS CAS Micronas H 0 ADR _10 ...
Page 60
... The allocation of address ranges for the SDRAM banks is controlled through the SDRSZE bit CLKEN CS_N RAS_N CAS_N WE_N ADR_10 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 61
... Accessing subsequent data locations that belong to different memory areas is no problem. However, when executing code, the different memory areas must be switched PRELIMINARY DATA SHEET Physical Base Address 2nd ROM device not possible 20’0000 H 10’0000 H 08’0000 H 04’0000 H 02’0000 H Version 3.00 C16X Microcontroller Micronas ...
Page 62
... Subsequent 16-bit data addresses that cross the 16 KByte data page boundaries will therefore use different data page pointers, while the physical locations need not be subsequent within memory PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 63
... ALU 4-Stage (16-bit) Pipeline Barrel - Shifter PSW SYSCON Context Ptr. BUSCON 0 BUSCON 1 ADDRSEL 1 BUSCON 2 ADDRSEL 2 BUSCON 3 ADDRSEL 3 BUSCON 4 ADDRSEL 4 Data Page Ptr. Code Seg. Ptr. PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller 16 Internal RAM R15 General R15 Purpose Registers MCB02147 Micronas ...
Page 64
... The instruction pipeline of the CPU separates instruction processing into four stages, and each one has an individual task PRELIMINARY DATA SHEET C16X Microcontroller SYSCON (RP0H) PSW IP, CSP DPP0, DPP1, DPP2, DPP3 CP SP, STKUN, STKOV MDL, MDH, MDC ZEROS, ONES Version 3.00 Micronas ...
Page 65
... Pipelining, however, allows parallel (i.e. simultaneous) processing four instructions. Thus, most of the instructions seem to be processed during one machine cycle as soon as the pipeline has been filled once after reset (see Figure 4-11 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 66
... BRANCH n INJECT ... I BRANCH n ... ... I n PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller UED11124 TARGET+1 TARGET+2 TARGET TARGET TARGET+1 TARGET INJECT TARGET TARGET BRANCH INJECT TARGET UED11125 Micronas ...
Page 67
... TARGET Cache Jmp INJECT TARGET ( I ) Cache Jmp INJECT I Cache Jmp n 1st Loop Iteration PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Injection of Cached Target Instruction n+2 TARGET+1 TARGET TARGET TARGET Cache Jmp n TARGET ... I Cache Jmp n Repeated Loop Iteration UED11126 Micronas ...
Page 68
... GPR ; write to GPR 0 in the new context ; select data page 4 via DPP0 ; must not be an instruction using DPP0 01’0000 H ; (in data page 4) supposed segmentation is enabled ; must not be an instruction popping operands ; from the system stack Version 3.00 C16X Microcontroller Micronas ...
Page 69
... Note rule, instructions that change external bus properties should not be executed from the respective external memory area pop word value from new top of stack into R0 ; globally disable interrupts ; non-critical instruction ; begin of uninterruptable critical sequence ; end of uninterruptable critical sequence ; globally re-enable interrupts PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 70
... The solution is either the implemented hardware protection (see below PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 71
... Execution from the internal RAM provides flexibility in terms of loadable and modifiable code on the account of execution time Instruction Fetch Word Doubleword Instruction Instruction PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Word Operand Access Read from Write to 2 – 0 Micronas ...
Page 72
... Non-implemented (reserved) SFR bits cannot be modified, and will always supply a read value of '0'. System Configuration Register SYSCON This bit-addressable register provides general system configuration and control functions. The reset value for register SYSCON depends on the state of the PORT4 pins during reset PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 73
... Segmentation Disable/Enable Control ‘0’: Segmentation enabled (CSP is saved/restored during interrupt entry/exit). ‘1’: Segmentation disabled (Only IP is saved/restored ROM CFG PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0400 RSO - - XPEN - Micronas ...
Page 74
... This bit-addressable register reflects the current state of the microcontroller. Two groups of bits represent the current ALU status, and the current CPU interrupt status. A separate bit (USR0) within register PSW is provided as a general purpose user flag … 00’7FFF ) H H … 01’7FFF ). H H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Micronas ...
Page 75
... PSW register after execution of the immediately preceding instruction. Note: After reset, all of the ALU status bits are cleared HLD - - - USR0 PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 MUL Micronas ...
Page 76
... LSB of the result. In conjunction with the ’ to ‘+7F H ’ to ‘+7F ’), otherwise the V-flag is cleared. Note that the H H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller ’ for the byte data type. For H ’ to ‘+7FFF ’), bits H H Micronas ’ H ...
Page 77
... Rounding Error Quantity - No rounding error - 0 < Rounding error < Rounding error = Rounding error > ’ for the word data type, or ‘80 H PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller 1 / LSB LSB LSB 2 ’ for the byte data H Micronas ...
Page 78
... This non-bit addressable register selects the code segment being used at run-time to access instructions. The lower 8 bits of register CSP select one 256 segments of 64 KBytes each, while the upper 8 bits are reserved for future use (15..0) r/w PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 Micronas H 0 ...
Page 79
... RETS and RETI instructions. Upon the acceptance of an interrupt or the execution of a software TRAP instruction, the CSP register is automatically set to zero PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 SEGNR(7..0) r Micronas H 0 ...
Page 80
... CSP Register 15 0 24/20/18-Bit Physical Code Address PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller IP Register 15 0 MCA02265 Reset Value: 0000 DPP0PN rw Reset Value: 0001 DPP1PN rw Micronas ...
Page 81
... Port 4 for all external data accesses. A DPP register can be updated via any instruction, which is capable of modifying an SFR PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0002 DPP2PN rw Reset Value: 0003 DPP3PN rw Micronas ...
Page 82
... DPP Registers DPP3-11 DPP2-10 DPP1-01 DPP0- PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller 16-Bit Data Address 14-Bit Intra-Page Address (concatenated with content of DPPx). MCA02264 Reset Value: FC00 Micronas ...
Page 83
... Figure 4-16 Register Bank Selection via Register CP Several addressing modes use the CP register implicitly for address calculations. The addressing modes mentioned below are described in the “C16x Family Instruction Set Manual” PRELIMINARY DATA SHEET H Version 3.00 C16X Microcontroller /00’F600 /00’F200 Micronas ...
Page 84
... Since the least significant bit of the SP register is tied to ‘0’, and bits 15 through 12 are tied to ‘1’ by hardware, the SP register can only contain values from F000 This allows access to a physical stack within the internal RAM of the M2. A virtual stack PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller FFFE H H Micronas . ...
Page 85
... Fatal error indication treats the stack overflow as a system error through the associated trap service routine. Under these circumstances data in the bottom of the stkov rw PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: FC00 Reset Value: FA00 Micronas ...
Page 86
... The stack limit control, realized by the register pair STKOV and STKUN, detects cases where the stack pointer SP is moved outside the defined stack area either by ADD stkun rw PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: FC00 Micronas ...
Page 87
... MDL register must be loaded with the low order 16 bits of the 32-bit dividend before the division is started. After any division, the MDL register represents the 16-bit quotient mdh rw PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 Micronas H 0 ...
Page 88
... MDC register must first be saved along with the MDH and MDL mdl r(w) r(w) r(w) PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 Reset Value: 0000 MDR !! !! !! !! IU r(w) r(w) r(w) r(w) r(w) Micronas ...
Page 89
... PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller Reset Value: 0000 Reset Value: FFFF Micronas ...
Page 90
... Device Identification (7 … 0) Identifies the device name. IDMANUF Bit Function MANUF JEDEC Normalized Manufacturer Code 0C1 : Infineon Technologies MANUF r PRELIMINARY DATA SHEET Version 3.00 C16X Microcontroller CHIPREVNU(7..0) r ’ Micronas ...
Page 91
Interrupt and Trap Function ...
Page 92
... Hardware traps always have highest priority and cause immediate system reaction. The software trap function is invoked by the TRAP instruction, which generates a software interrupt for a specified interrupt vector. For all types of traps the current program status is saved on the system stack PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 93
... The mnemonics are composed of a part that specifies the respective source, followed by a part that specifies their function (IR = Interrupt Request flag Interrupt Enable flag PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 94
... 00’00AC 2B / 00’0084 21 / 00’00F4 3D / 00’00B0 2C / 00’00B4 2D / 00’00B8 2E / 00’00BC 2FH/ 00’0118 46 / 00’0114 45 / 00’0110 44 / Micronas ...
Page 95
... PRELIMINARY DATA SHEET Version 3.00 Interrupt Trap Vector Number Location 00’00F0 3C / 00’00EC 3B / 00’00E8 3A / 00’00E4 39 / 00’0080 20 / 00’010C 43 / 00’004C 4C / Reset conditions have H and 00’01FC H H Micronas . ...
Page 96
... Number Priority III – [0B – – Any Current – [00 – CPU Priority H H Micronas ...
Page 97
... IE bit of this register. Arbitration between sources connected to the same node must be performed by the interrupt handler associated with this node. For low rate requests, the software overhead is not critical PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 98
... Again the group priority increases with the numerical value of GLVL the lowest and xxIR xxIE - - - the highest priority level the highest group priority. B PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value ILVL GLVL rw rw Micronas H 0 ...
Page 99
... Otherwise an incorrect PEC channel may be activated the default level of the CPU. Therefore a request on level 0 will terminate the Idle mode and B ILVL PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions ) selects the PEC channel group B ) selects the PEC B GLVL PEC Channel # UED11127 Micronas ) will B ...
Page 100
... PSW PRELIMINARY DATA SHEET Interrupt and Trap Functions Type of Service COUNT H PEC service, channel 7 PEC service, channel 6 PEC service, channel 2 CPU interrupt, level 13, group priority 2 CPU interrupt, level 1, group priority 3 CPU interrupt, level 1, group priority 0 No service! Version 3. Micronas ...
Page 101
... Interrupt Enable bit IEN globally enables or disables PEC operations and the acceptance of interrupts by the CPU. When IEN is cleared, no new interrupt requests are HLD - - - USR0 PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value: 0000 MUL Micronas ...
Page 102
... When IEN is set to ‘1’, all interrupt sources, which have been individually enabled by the interrupt enable bits in their associated control registers, are globally enabled. Note: Traps are non-maskable and are therefore not affected by the IEN bit PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 103
... Counts PEC transfers (bytes or words) and influences the channel’s action. BWT Byte / Word Transfer Selection 0: Transfer a Word. 1: Transfer a Byte INC(1..0) BWT rw rw PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value: 0000 COUNT (7...0) rw Micronas H 0 ...
Page 104
... PEC channel action depends on the previous content of COUNT Reg. Space Register SFR PECC4 SFR PECC5 SFR PECC6 SFR PECC7 PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Address Reg. Space FEC8 / 64 SFR H H FECA / 65 SFR H H FECC / 66 SFR H H FECE / 67 SFR H H Micronas ...
Page 105
... No action! Activate interrupt service routine rather than PEC channel after a transfer the request flag is not H H PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions ) activates the interrupt H in bit field COUNT. In this case H , and the CPU is H Micronas ...
Page 106
... These flags indicate a channel PRELIMINARY DATA SHEET Interrupt and Trap Functions Linked PEC Channel PEC Channel B channel 1 channel 3 channel 5 channel 7 Version 3.00 channel 0 channel 2 channel 4 channel 6 Micronas ...
Page 107
... RAM of the M2 just below the bit-addressable area (see Figure 5-2 PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions linked PEC H H Reset Value: 0000 Micronas ...
Page 108
... H 00’FCF2 DSTP0 H 00’FCF0 SRCP0 PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions 00’FCEE H 00’FCEC H 00’FCEA H 00’FCE8 H 00’FCE6 H 00’FCE4 H 00’FCE2 H 00’FCE0 H UED11128 Reset Value: 0000 PECSSN (7...0) rw Micronas H 0 ...
Page 109
... M2 supports this function with two features Reg. Space Register SFR PECSN4 SFR PECSN5 SFR PECSN6 SFR PECSN7 PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Address Reg. Space FED8 / 6C SFR H H FEDA / 6D SFR H H FEDC / 6E SFR H H FEDE / 6F SFR H H Micronas ...
Page 110
... Interpretation 0 PEC service channels X Interrupt Class 1 5 sources on 2 levels X Interrupt Class 2 9 sources on 3 levels X X Interrupt Class 3 5 sources on 2 levels No service! PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 111
... The data page pointers and the context pointer are not affected PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 112
... WRITEBACK 1 IR-Flag 0 Figure 5-4 Pipeline Diagram for Interrupt Response Time Cycle 1 Cycle Interrupt Response Time PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Cycle 3 Cycle TRAP (1) TRAP (2) N TRAP UED11129 Micronas ...
Page 113
... Note, however, that only access conflicts contribute to the delay. A few examples illustrate these delays: • The worst case interrupt response time, including external accesses, will occur when instructions N, N+1 and N+2 are executed out of external memory, instructions N PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 114
... The PEC response time defines the time between an interrupt request flag of an enabled interrupt source being set and the PEC data transfer being started. The basic PEC response time for the instruction cycles PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 115
... Cycle 1 Cycle PEC Response Time PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Cycle 3 Cycle PEC PEC UED11130 Micronas ...
Page 116
... The interrupt inputs are sampled every 8 states (16 TCL), i.e. external events are scanned and detected in timeframes of 16 TCL. M2 provides 8 interrupt inputs that are sampled every 2 TCL, so external events are captured faster than with standard interrupt inputs PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 117
... In Sleep mode, no clock is available for sampling, but interrupt request detection is still possible on fast interrupt request lines using asynchronous logic EXI4ES EXI3ES PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value: 0000 EXI2ES EXI1ES EXI0ES Micronas H 0 ...
Page 118
... Table 5-1). PSW, CSP (in segmentation mode), and IP are pushed on the internal system stack and the CPU level in the PSW register is set to the highest possible priority level (i.e. level PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions through 00’01FC will be branched Micronas ...
Page 119
... PRTFLT Protection Fault Flag A protected instruction with an illegal format has been detected UND - - - - OPC - - - rw - PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value: 0000 PRT ILL ILL - - FLT OPA INA - - Micronas H 0 ILL BUS rw ...
Page 120
... In the case where e.g. an Undefined Opcode trap (class B) occurs simultaneously with an NMI trap (class A), both the NMI and the UNDOPC flag is set, the IP of the instruction with the undefined opcode is pushed onto the system stack, but the NMI trap is executed PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 121
... SP. When an implicit increment of the SP is made through a POP or return instruction, the IP value pushed is the address of the following instruction. When the SP is incremented PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 122
... ILLBUS flag in the TFR register is set, and the CPU enters the illegal bus access trap routine. The IP value pushed onto the system stack is the address of the instruction following the one which caused the trap PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 123
... This function is very advantageous in Slow Down or in Sleep mode if, for example, the A/D converter input shall be used to wakeup the system. The register EXISEL is used to switch alternate interrupt sources to the interrupt controller. The EXISEL register is defined as follows PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Micronas ...
Page 124
... Input from default pin ANDed with “alternate source” Fast Alternate Source (input FEIxIN_B) Interrupt 0 ADWINT 1 Reserved 2 Reserved 3 Reserved 4 Reserved 5 Reserved 6 Reserved 7 Reserved EXI4SS EXI3SS rw rw PRELIMINARY DATA SHEET Version 3.00 Interrupt and Trap Functions Reset Value: 0000 EXI2SS EXI1SS EXI0SS Micronas H 0 ...
Page 125
System Control & Configuration ...
Page 126
... Power Management modes (Idle, Sleep, Power Down) • Watchdog timer • Identification registers for Core (CPU, SCU, OCDS) and system (manufacturer, chip version, memory) identification These functions are explained in further details in the following paragraphs PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 127
... A complete power-on reset requires an active RSTIN time until a stable clock signal is available. The on-chip oscillator needs about stabilize System Control & Configuration Short-cut Condition PONR Power-on SHWR 16 TCL < t LHWR RSTIN WDTR WDT overflow SWR SRST command PRELIMINARY DATA SHEET Version 3.00 t 2048 TCL RSTIN > 2048 TCL Micronas ...
Page 128
... Reset Values for the Controller Core Registers During the reset sequence the registers of the C166 CBC are preset with a default value. Most C166 CBC SFRs are cleared to zero, so the interrupt system is off after reset PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 129
... R0) and the PEC source and destination pointers (SRCP7 … SRCP0, DSTP7 … DSTP0), which are mapped into the internal RAM, are also unchanged after a warm reset, software reset or watchdog reset, but are undefined after a power-on reset PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 130
... RAM of the M2 via the System Control & Configuration PRELIMINARY DATA SHEET Version 3.00 on PORT4 will select the H Reset Value: 00XX SALSEL(2.. ENA r Micronas ...
Page 131
... Note: The selected number of segment address lines cannot be changed via software after reset PRELIMINARY DATA SHEET System Control & Configuration , the bootstrap loader is off. H Directly Accessible Address Space 4 MByte (Default without pull-downs) 2 MByte 1 MByte 512 KByte 256 KByte 128 KByte 128 KByte 128 KByte Version 3.00 Micronas ...
Page 132
... The commands of the (unlock) command sequence are characterized by certain pattern words (such as AAAA an 8-bit password. For command definition see the following state diagram (Figure 6-1 PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration ) or by patterns combined with H Micronas ...
Page 133
... H ’ & new level & ‘000 b b ’ & inverse password (Command 4 unlocks protected H registers for one write access if current security level is in low protected mode.) PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 ’ & new password Micronas H 0 ...
Page 134
... Reserved ‘110’: Reserved ‘111’: Reserved The following registers are defined as protected (security) registers: • SYSCON1 • SYSCON2 • SYSCON3 System Control & Configuration PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 PASSWORD r Micronas H 0 ...
Page 135
... It is recommended to use an atomic sequence for all command sequences PRELIMINARY DATA SHEET System Control & Configuration 1) Command 3 or any other SCU Register Write Access State 0 Command 2 or any other SCU Register Write Access Command 1 or any other SCU Register Write Access Command 1 State 1 Version 3.00 State 3 State 2 UED11131 Micronas ...
Page 136
... To return from Sleep mode, external, wake up- or RTC System Control & Configuration Idle MHz/ stopped MHz 3 MHz 3 MHz 3) off PRELIMINARY DATA SHEET Version 3.00 Sleep Power Down on off off off no clock/ no clock/ stopped stopped 2) 3 MHz off 3 MHz off off off off off Micronas ...
Page 137
... CPU does not remain in Idle mode but continues program execution with the instruction following the IDLE instruction Sleep writing SLEEPCON and issuing IDLE instruction external, wake up- or RTC- IRQ PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Power Down HW-reset Micronas ...
Page 138
... Before entering into one of the power save modes the external SDRAM must be put into self-refresh-mode by use of register EBIDIR (see Chapter 4.5 PRELIMINARY DATA SHEET System Control & Configuration Denied CPU Interrupt Request Accepted IDLE Instruction Denied PEC Request Executed PEC Request Version 3.00 Idle Mode UED11132 V pins. DD Micronas ...
Page 139
... Power Down Mode Note: This register is a protected register; it’s security level is automatically set to full write protection after execution of the EINIT instruction System Control & Configuration PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 SLEEPCON rw Micronas H 0 ...
Page 140
... Byte Mask Signals for SDRAM Oscillator Input/Output Reset Input Pin Chip Select Signals Clock Signals for SDRAM CVBS Input Signals Analog RGB Output Contrast Reduction and Blanking Pin Sync Inputs/Outputs for the Display CSROM CS3 are for general control of external , , Version 3.00 Micronas ...
Page 141
... COR can be generated separately as well, in which case no RSTOUT is available. HSYNC and VSYNC are bidirectional pins which are used to synchronize external video source or to deliver a stable horizontal and vertical sync timing to external components PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 142
... XADRS3 - XADRS6 (not used) ADDRSEL1 - ADDRSEL4 (not used) XBCON1 XBCON2 XBCON3 - XBCON6 (not used) BUSCON0 BUSCON1 - BUSCON4 (not used) XPERCON PRELIMINARY DATA SHEET System Control & Configuration Value E444 H 0E03 H 0E83 H 0000 H 0000 H 05BF H 05BF H 0000 H 15B7 H 0000 H 0003 H Version 3.00 Micronas ...
Page 143
... WDT Control Clear MUX WDT Low Byte WDTIN f CPU the watchdog timer will overflow and cause an internal reset. PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration WDTREL WDT High Byte WDTR UEB11133 with the frequency H /128 by setting bit WDTIN. The Micronas ...
Page 144
... System Control & Configuration 28). Instruction SRVWDT has been encoded in such a /128 – <WDTREL> 2 ))/ CPU Prescaler for 2 (WDTIN = ‘0’) 33.33 MHz 3 MHz 0.0 s 0.0 s 2.0 ms 22.0 ms 3.9 ms 43.7 ms PRELIMINARY DATA SHEET Version 3.00 [1] f CPU 128 (WDTIN = ‘1’) 33.33 MHz 3 MHz 0.0 ms 0.0 ms 126.8 ms 1.41 s 251.7 ms 2.79 s Micronas ...
Page 145
... System Control & Configuration CPU f /128 CPU WDT( PRELIMINARY DATA SHEET Version 3.00 Reset Value: 00XX LHW SHW SW WDT WDT Reset Value: 0000 Micronas ...
Page 146
... Therefore a long hardware reset (LHWR) will be recognized in any case System Control & Configuration after any possible reset event, H Reset Indication Flags LHWR SHWR PRELIMINARY DATA SHEET Version 3.00 SWR WDTR X – X – X – Micronas ...
Page 147
... FA00 Register STKUN: FA40 Stack Pointer SP: FA40 Register STKOV: FA0C Register S0CON: 8001 Int. Boot ROM BSL-routine MHz CPU <-> PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration 32 bytes User Software UET11134 Micronas ...
Page 148
... Accesses to the external ROM area are partly redirected, while the BSL mode. All code fetches to segment 0 are made from the special Boot-ROM, while data accesses read from the external user ROM PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 149
... IDSCU, for CSCU identification, • DIPX version bit field, for OCDS identification. 6.9.1 System Identification These identific ID register description IDMANUF System Control & Configuration MANUF r PRELIMINARY DATA SHEET Version 3.00 Reset Value: 1828 DEPT r Micronas H 0 ...
Page 150
... System Control & Configuration Reset Value: 0003 Size Size r PRELIMINARY DATA SHEET Version 3.00 (SDA6000) / 0007 (SDA6001 Chip Revision Number r ’. H Reset Value: XXXX Reset Value: XXXX Micronas 0 ...
Page 151
... Voltage <PROGVDD>/256 [ Voltage <PROGVPP>/256 [V] PP ’ in both bit fields PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Reset Value: XXXX PROGVDD r Reset Value: XXXX RIX - - - Micronas ...
Page 152
... For Rev. 2.0 derivatives, the current value is 0000 System Control & Configuration CBC Rev PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0061 Core Reset Value: 0000 SCU Revision Number r Micronas ...
Page 153
... Port 8-bit bidirectional I/O port which can also serve as fast external interrupt input (sample rate System Control & Configuration Direction Control Open Drain Control Registers Registers DP2 DP3 ODP3 ODP6 DP6 PRELIMINARY DATA SHEET Version 3.00 2 C-bus, Special Control Registers P5BEN ALTSELOP6 UEA11135 Micronas ...
Page 154
... DP2 Port line P2 input (high-impedance). DP2 Port line P2 output System Control & Configuration P2.9 P2 DP2. DP2. DP2 PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 Reset Value: 0000 Micronas ...
Page 155
... P3.5 P3.4 P3.3 P3.2 P3 Reset Value: 0000 DP3. DP3. DP3. DP3. DP3 Reset Value: 0000 ODP3. ODP3. ODP3. ODP3. ODP3 Micronas DP3 ODP3 ...
Page 156
... Timer 3 Count input Timer 2 Count input SSC Master receive/Slave transmit SSC Master transmit/Slave receive ASC0 Transmit data output ASC0 Receive data input No alternate function SSC Shift Clock input/output Not implemented. No pin assigned! No alternate function PRELIMINARY DATA SHEET Version 3.00 System Control & Configuration Micronas ...
Page 157
... System Control & Configuration PRELIMINARY DATA SHEET Version 3.00 Reset Value: XXXX P4L.5 P4L.4 P4L.3 P4L.2 P4L.1 P4L Reset Value: 0000 P4.5 P4.4 P4.3 P4.2 P4 Micronas P4.0 rw ...
Page 158
... Gen. Purp. I/O Gen. Purp. I/O Gen. Purp. I/O Gen. Purp. I/O Altern. Function CSENA = 1 Gen. Purp. I PRELIMINARY DATA SHEET Version 3.00 Altern. SALSEL = 010 or Function 001 or 000 SALSEL = 011 A16 Gen. Purp. I/O Gen. Purp. I/O Gen. Purp. I/O Reset Value: 0000 P5.3 P5.2 P5 Micronas H 0 P5.0 r ...
Page 159
... Function P6.y Port data register P6 bit System Control & Configuration P6.6 rw PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 P5B - - P5B P5B EN.3 EN.2 EN Reset Value: 0000 P6.5 P6.4 P6.3 P6.2 P6 Micronas H 0 P5B EN P6.0 rw ...
Page 160
... C Bus Data Line 1 no alternate function Bus Data Line 2 PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 Reset Value: 0000 ODP6. ODP6. ODP6. ODP6. ODP6 Micronas ODP6 ...
Page 161
... SELP6 General Purpose Port Functionality enabled for Line P6.y. SELP6 Alternate Function enabled for Line P6. System Control & Configuration SEL P6.6 rw PRELIMINARY DATA SHEET Version 3.00 Reset Value: 0000 SEL SEL SEL SEL SEL P6.5 P6.4 P6.3 P6.2 P6 Micronas H 0 SEL P6.0 rw ...
Page 162
... TMODE indicates that this pattern is stable and SDA6000 is back in normal operation mode. TMODE TMS TDI TCK Figure 6-6 Entering of testmode to switch all bidirectional ports to input PRELIMINARY DATA SHEET System Control & Configuration t =2us Testmode active min Version 3.00 Micronas ...
Page 163
... SDA 6000 / SDA 6001 TMODE TMODE TMODE TMS TMS TMS TDI TDI TDI TCK TCK TCK Figure 6-7 Leaving of testmode System Control & Configuration Testmode active Testmode active PRELIMINARY DATA SHEET Version 3.00 Micronas ...
Page 164
Peripherals ...
Page 165
... SDA 6000 / SDA 6001 7 Peripherals All of the peripherals described in the following paragraphs are clocked with the same f clock as the CPU ( ). Depending on the mode (normal or Idle), this frequency is hw_clk 33.33 MHz or 3 MHz PRELIMINARY DATA SHEET Version 3.00 Peripherals Micronas ...
Page 166
... An overflow/underflow of core timer T3 is indicated by the output toggle latch T3OTL whose state may be output on related line T3OUT. The auxiliary timers T2 and T4 may additionally be concatenated with the core timer, or used PRELIMINARY DATA SHEET Version 3.00 Peripherals f /4. The auxiliary hw_clk f /2. An additional hw_clk Micronas ...
Page 167
... Setting bit T3R will start the timer, clearing T3R stops the timer GPT1 Timer T2 T2 Mode Control Reload Capture : 1 T3 Mode GPT1 Timer T3 Control U/D Capture Reload T4 Mode Control : 1 GPT1 Timer T4 PRELIMINARY DATA SHEET Version 3.00 Peripherals U/D Interrupt Request Interrupt Request Interrupt Request U/D UEB11195 Micronas ...
Page 168
... T3OUT. If this line is linked to an external port pin, which has to be configured as output, T3OTL can be used to control external HW Bit T3UD Count Direction 0 Count Up 1 Count Down 0 Count Up 0 Count Down 1 Count Down 1 Count Up PRELIMINARY DATA SHEET Version 3.00 Peripherals Micronas ...
Page 169
... PRELIMINARY DATA SHEET Version 3.00 Peripherals f divided by a programmable hw_clk f T3 <T3I> BPS1 2 [ms [MHz] hw_clk 100 101 110 128 256 512 260.41 130.20 65.10 kHz kHz kHz 3.84 7.68 15. 251.6 503 for timer 111 B 0 1024 32.55 kHz 30.72 s 2.01 s Micronas ...
Page 170
... Figure 7-3 Block Diagram of Core Timer T3 in Gated Timer Mode Core Timer Tx Up/ Down TxR 0 MUX 1 TxUDE Core Timer Tx Up/ Down TxR 0 MUX 1 TxUDE PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request UEB11196 TxOUT TxOTL TxOE Interrupt Request UEB11197 Micronas ...
Page 171
... Negative transition (falling edge) on T3IN Any transition (rising or falling edge) on T3IN Reserved. Do not use this combination ’, line T3IN must have a high level in order to enable B Core Timer Tx TxOTL Up/ Down PRELIMINARY DATA SHEET Version 3.00 Peripherals TxOFL TxOUT TxOE Interrupt Request UEB11198 Micronas ...
Page 172
... Edge RDIR Change Detection 0 MUX XOR 1 T3UDE PRELIMINARY DATA SHEET Version 3.00 Peripherals f /8 (BPS1 = ‘01’). hw_clk f cycles (BPS1 = ‘01’) hw_clk T3OTL T3OUT T3OE Interrupt Request Edge Interrupt T3M T3 Rotation CHDIR Interrupt T3M UEB11199 ’ or edge detection ‘111 B Micronas ’ ...
Page 173
... Pins associated with lines T3IN and T3EUD must be configured as input. • The T3UDE bit must be set to enable automatic direction control Input - Input - T0 + Interrupt - Signal Conditioning ’ or ‘111 ’ PRELIMINARY DATA SHEET Version 3.00 Peripherals Microcontroller UED11136 Micronas ...
Page 174
... Note: This example shows the timer behavior assuming that T3 counts upon any transition on any input, i.e. T3I = ’011 Figure 7-7 Evaluation of the Incremental Encoder Signals cycles (BPS = 01) before it changes. hw_clk T3IN Input Falling Up Down Jitter Backward Up Down ’. B PRELIMINARY DATA SHEET Version 3.00 Peripherals T3EUD Input Rising Falling Up Down Down Up Jitter Forward Up UET11137 Micronas f / hw_clk ...
Page 175
... Run control for auxiliary timers T2 and T4 can be handled by the associated Run Control Bit T2R, T4R in register T2CON/T4CON. Alternatively, a remote control option (T2RC, T4RC set) may be enabled to start and stop T2/T4 via the run bit T3R of core timer T3 Jitter Backward Jitter Down ’. B PRELIMINARY DATA SHEET Version 3.00 Peripherals Forward Up UET11138 Micronas ...
Page 176
... T3OTL. Bit field TxI in the respective control register TxCON selects the triggering transition (see Table 7-6 Auxiliary Timer Tx Up/ Down TxR TxI 0 MUX 1 TxUDE PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request UEB11200 Micronas ...
Page 177
... The count directions of the two concatenated timers are not required to be the same. This offers a wide variety of different configurations. In this case T3 can operate in timer, gated timer or counter mode PRELIMINARY DATA SHEET Version 3.00 Peripherals f /8 (BPS1 hw_clk f cycles (BPS1 = ‘01’) hw_clk Micronas ...
Page 178
... Note: When programmed for reload mode, the respective auxiliary timer (T2 or T4) stops independent of its run flag T2R or T4R PRELIMINARY DATA SHEET Core Timer Ty TyOTL Up/Down Auxiliary Timer Tx TxIR ’. In reload mode the core timer T3 is reloaded with B Version 3.00 Peripherals TyOUT TyOE Interrupt Request Interrupt Request UES11201 Micronas ...
Page 179
... T3OTL, the other is programmed for a reload on a negative transition of T3OTL. With this combination the core timer is alternately reloaded from the two auxiliary timers Reload Register Tx Core Timer T3 Up/Down T3OTL PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request Interrupt Request T3OUT T3OE UES11202 Micronas ...
Page 180
... In this case both reload registers would try to load the core timer at the same time. If this combination is selected disregarded and the contents of T4 reloaded Reload Register T2 Core Timer T3 T3OTL Up/Down Reload Register T4 PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request T3OUT T3OE Interrupt Request Interrupt Request UES11203 Micronas ...
Page 181
... In capture mode the contents of the core timer are B Capture Register Tx Core Timer T3 Up/Down T3OTL PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request Interrupt Request T3OUT T3OE UES11204 f hw_clk Micronas ...
Page 182
... T3IN/ T3EUD hw_clk Figure 7-14 Structure of Timer Block Mode Control U/D GPT2 Timer T5 Clear Capture MUX GPT2 CAPREL CT3 Clear GPT2 Timer T6 U/D T6 Mode Control PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request Interrupt Request Interrupt Request T6OTL UES11205 Micronas ...
Page 183
... T6I. The input frequency r resolution are scaled linearly with lower clock frequencies T6 the following formula: f hw_clk BPS2 [ms <T6I> 2 PRELIMINARY DATA SHEET Version 3.00 Peripherals f for timer T6 and its can be seen from hw_clk <T6I> BPS2 2 f [MHz] hw_clk Micronas ...
Page 184
... T6. The descriptions, figures and tables apply accordingly with one exception: • Overflow/Underflow monitoring is not supported (no output toggle latch Core Timer T6 Up/ Down T6R T6UD PRELIMINARY DATA SHEET Version 3.00 Peripherals T6OFL Interrupt Request T6OTL UEB11206 Micronas ...
Page 185
... Either a positive, a negative, or both a positive and a negative transition at line CAPIN can be selected to trigger the capture function, or transitions on input T3IN or input PRELIMINARY DATA SHEET Core Timer Ty TyOTL Up/Down Auxiliary Timer Tx TxIR Up/Down Version 3.00 Peripherals Interrupt Request TyOFL Interrupt Request UES11207 Micronas ...
Page 186
... T3EUD CT3 CI Figure 7-17 Timer Block 2 Register CAPREL in Capture Mode PRELIMINARY DATA SHEET f cycles (BPS2 = ‘01’) before it hw_clk . This option is controlled by H Up/Down Auxiliary Timer T5 T5CLR T5CC T5SC CAPREL Register Version 3.00 Peripherals f /2 hw_clk Interrupt Request Interrupt Request UEB11208 Micronas ...
Page 187
... T5SC and T6SR, by setting both bits the two functions can be enabled simultaneously. This feature can be used to generate an output frequency that is a multiple of the input frequency 0000 (when counting up) or when it underflows H H T6SR PRELIMINARY DATA SHEET Version 3.00 Peripherals Interrupt Request T6OFL UEB11209 Micronas ...
Page 188
... Upon each underflow, the interrupt request flag T6IR will be set and PRELIMINARY DATA SHEET Up/Down Auxiliary Timer T5 T5CLR T5CC T5SC CAPREL Register T6CLR T6SR Core Timer T6 Up/Down f /4, uses the value in register CAPREL hw_clk Version 3.00 Peripherals Interrupt Request Interrupt Request Interrupt Request T6OFL UEB11210 Micronas ...
Page 189
... Description Timer 2 Control Register Timer 3 Control Register Timer 4 Control Register Timer 5 Control Register Timer 6 Control Register Capture/Reload Register Timer 2 Register Timer 3 Register Timer 4 Register Timer 5 Register Timer 6 Register PRELIMINARY DATA SHEET Version 3.00 Peripherals /100 for /99 and the H D Micronas ...
Page 190
... Timer/Counter 3 runs rw Timer 3 Up/Down Control (when T3UDE = ‘0’) 0 Counting ‘Up’ 1 Counting ‘Down’ rw Timer 3 External Up/Down Enable 0 Counting direction is internally controlled Counting direction is externally controlled by line T3EUD PRELIMINARY DATA SHEET Version 3.00 Peripherals T3M T3I rw rw Micronas 0 ...
Page 191
... The bit has to be reset by SW change in count direction was detected 1 A change in count direction was detected rh Timer 3 Rotation Direction 0 Timer 3 counts up 1 Timer 3 counts down PRELIMINARY DATA SHEET Version 3.00 Peripherals f /8 hw_clk f /4 hw_clk f /32 hw_clk f /16 hw_clk Micronas ...
Page 192
... Reserved. Do not use this combination Prescaler for Prescaler for f f hw_clk hw_clk (BPS1 = 01) (BPS1 = 10 128 32 256 64 512 128 1024 256 2048 512 4096 PRELIMINARY DATA SHEET Version 3.00 Peripherals Prescaler for f hw_clk (BPS1 = 11 128 256 512 1024 2048 Micronas ...
Page 193
... Timer/Counter x runs rw Timer x Up/Down Control (when TxUDE = ‘0’) 0 Counting ‘Up’ 1 Counting ‘Down’ rw Timer x External Up/Down Enable 0 Counting direction is internally controlled Counting direction is externally controlled by line TxEUD PRELIMINARY DATA SHEET Version 3.00 Peripherals TxM TxI rw rw Micronas 0 ...
Page 194
... The bit is set on a change of the count direction of timer x. The bit has to be reset by SW change in count direction was detected 1 A change in count direction was detected rh Timer x Rotation Direction 0 Timer x counts up 1 Timer x counts down PRELIMINARY DATA SHEET Version 3.00 Peripherals Micronas ...
Page 195
... Reserved. Do not use this combination Prescaler for Prescaler for f f hw_clk hw_clk (BPS1 = 01) (BPS1 = 10 128 32 256 64 512 128 1024 256 2048 512 4096 PRELIMINARY DATA SHEET Version 3.00 Peripherals Prescaler for f hw_clk (BPS1 = 11 128 256 512 1024 2048 Micronas ...
Page 196
... Timer 6 is not cleared on a capture event 1 Timer 6 is cleared on a capture event rw Timer 6 Reload Mode Enable 0 Reload from register CAPREL disabled 1 Reload from register CAPREL enabled PRELIMINARY DATA SHEET Version 3.00 Peripherals T6M T6I hw_clk f /2 hw_clk f /16 hw_clk f /8 hw_clk Micronas 0 ...
Page 197
... Reserved. Do not use this combination Prescaler for Prescaler for f f (BPS2 = 01) hw_clk hw_clk 128 32 256 64 512 128 1024 256 2048 PRELIMINARY DATA SHEET Version 3.00 Peripherals Prescaler for f (BPS2 = 10) (BPS2 = 11) hw_clk 128 256 512 1024 Micronas ...
Page 198
... Timer 3 Capture Trigger Enable 0 Capture trigger from input line CAPIN 1 Capture trigger from T3 input lines rw Timer 5 Capture Correction just captured without any correction decremented by 1 before being captured PRELIMINARY DATA SHEET Version 3.00 Peripherals T5M T5I rw rw Micronas 0 ...
Page 199
... Capture into register CAPREL disabled 1 Capture into register CAPREL enabled Prescaler for Prescaler for f f (BPS2 = 01) hw_clk hw_clk 128 32 256 64 512 128 1024 256 2048 PRELIMINARY DATA SHEET Version 3.00 Peripherals Prescaler for f (BPS2 = 10) (BPS2 = 11) hw_clk 128 256 512 1024 Micronas ...
Page 200
... Interrupt is requested on overflow of timer 4 if counting up. Interrupt is requested on underflow of timer 4 if counting down. Interrupt is requested on overflow of timer 5 if counting up. Interrupt is requested on underflow of timer 5 if counting down. Interrupt is requested on overflow of timer 6 if counting up. Interrupt is requested on underflow of timer 6 if counting down. Version 3.00 Peripherals Micronas ...