AT89C51RC2 Atmel Corporation, AT89C51RC2 Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C51RC2
Manufacturer Part Number
AT89C51RC2
Description
Manufacturer
Atmel Corporation
Specifications of AT89C51RC2
Flash (kbytes)
32 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Sram (kbytes)
1.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51RC2-3CSUM
Manufacturer:
ATMEL
Quantity:
15 569
Company:
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL
Quantity:
8 831
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL
Quantity:
719
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-RLRIL
Manufacturer:
Atmel
Quantity:
1 495
Company:
Part Number:
AT89C51RC2-RLTIL
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
AT89C51RC2-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Interrupt System
Figure 22. Interrupt Control System
4180E–8051–10/06
EXF2
KBD IT
SPI IT
INT0
INT1
PCA IT
TF0
TF1
TF2
RI
TI
Individual Enable
The AT89C51RB2/RC2 has a total of 9 interrupt vectors: two external interrupts (INT0
and INT1), three timer interrupts (timers 0, 1 and 2), the serial port interrupt, SPI inter-
rupt, Keyboard interrupt and the PCA global interrupt. These interrupts are shown in
Figure 22.
Each of the interrupt sources can be individually enabled or disabled by setting or clear-
ing a bit in the Interrupt Enable register (Table 45 and Table 47). This register also
contains a global disable bit, which must be cleared to disable all interrupts at once.
Each interrupt source can also be individually programmed to one out of four priority lev-
els by setting or clearing a bit in the Interrupt Priority register (Table 48) and in the
Interrupt Priority High register (Table 46 and Table 47) shows the bit values and priority
levels associated with each combination.
IE0
IE1
IPH, IPL
Global Disable
3
0
3
0
3
0
3
0
3
0
3
0
3
0
3
0
3
0
AT89C51RB2/RC2
High Priority
Interrupt
Interrupt
Polling
Sequence, Decreasing From
High to Low Priority
Low Priority
Interrupt
55