ATUC64L4U Atmel Corporation, ATUC64L4U Datasheet - Page 76

no-image

ATUC64L4U

Manufacturer Part Number
ATUC64L4U
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATUC64L4U

Flash (kbytes)
64 Kbytes
Pin Count
48
Max. Operating Frequency
50 MHz
Cpu
32-bit AVR
# Of Touch Channels
17
Hardware Qtouch Acquisition
Yes
Max I/o Pins
36
Ext Interrupts
36
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Twi (i2c)
2
Uart
4
Lin
4
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
12
Adc Speed (ksps)
460
Analog Comparators
8
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
16
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.62 to 3.6
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
18
Input Capture Channels
12
Pwm Channels
35
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATUC64L4U-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATUC64L4U-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATUC64L4U-D3HR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATUC64L4U-H
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATUC64L4U-U
Manufacturer:
ATMEL
Quantity:
20
Part Number:
ATUC64L4U-ZUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
8.6
8.7
32002F–03/2010
MAC instructions
MulMac64 instructions
These instructions require one pass through the multiplier array and produce a 32- or 48-bit
result. This result is added to an accumulator register. A valid copy of this accumulator may be
cached in the accumulator cache. Otherwise, an extra cycle is needed to read the accumulator
from the register file. Therefore, issue and result latencies depend on whether the accumulator
is cached in the AccCache.
This group does not set any flags, except for the macsathh.w instruction which set Q if saturation
occurred.
Table 8-3.
These instructions require two passes through the multiplier array to produce a 64-bit result. For
macs.d and macu.d, a valid copy of this accumulator may be cached in the accumulator cache.
Otherwise, an extra cycle is needed to read the accumulator from the register file. Therefore,
issue and result latencies depend on whether a valid entry is found in the accumulator cache.
Table 8-4.
Mnemonics
mac
machh.w
machh.d
macwh.d
macsathh.w
Mnemonics
macs.d
macu.d
muls.d
mulu.d
MAC instructions
MulMac64 instructions
E
E
E
E
E
E
E
E
E
Operands
Rd, Rx, Ry
Rd, Rx<part>,
Ry<part>
Rd, Rx<part>,
Ry<part>
Rd, Rx, Ry<part>
Rd, Rx<part>,
Ry<part>
Operands
Rd, Rx, Ry
Rd, Rx, Ry
Rd, Rx, Ry
Rd, Rx, Ry
Description
Multiply accumulate.
(32 ← 32x32 + 32)
Multiply signed halfwords and accumulate.
(32 ← 16x16 + 32)
Multiply signed halfwords and accumulate.
(48 ← 16x16 + 48)
Multiply signed word and halfword and
accumulate.
(48 ← 32 x 16 + 48)
Fractional signed multiply accumulate with
saturation. Return word.
(32 ← 16 x 16 + 32)
Description
Multiply signed accumulate.
(64 ← 32x32 + 64)
Multiply unsigned accumulate.
(64 ← 32x32 + 64)
Signed Multiply.
(64 ← 32 x 32)
Unsigned Multiply.
(64 ← 32 x 32)
AVR32
Issue
latency
1/2
1/2
1/2
1/2
1/2
Issue
latency
3/4
3/4
2
2
76

Related parts for ATUC64L4U