ATxmega128D4 Atmel Corporation, ATxmega128D4 Datasheet - Page 183

no-image

ATxmega128D4

Manufacturer Part Number
ATxmega128D4
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega128D4

Flash (kbytes)
128 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega128D4-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128D4-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128D4-CU
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
ATxmega128D4-MH
Manufacturer:
SIRENZA
Quantity:
7 600
Part Number:
ATxmega128D4-U
Manufacturer:
ATMEL
Quantity:
1
Part Number:
ATxmega128D4-U
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
16.9.3
8210B–AVR–04/10
CTRLC - TWI Master Control Register C
• Bits 7:3 - Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 2 - ACKACT: Acknowledge Action
The Acknowledge Action (ACKACT) bit defines the master's acknowledge behavior in Master
Read mode. The Acknowledge Action is executed when a command is written to the CMD bits. If
SMEN in Control Register B is set, the Acknowledge Action is performed when the DATA regis-
ter is read.
Table 16-3
Table 16-3.
• Bit 1:0 - CMD[1:0]: Command
Writing the Command (CMD) bits triggers a master operation as defined by
CMD bits are strobe bits, and always read as zero. The Acknowledge Action is only valid in Mas-
ter Read mode (R). In Master Write mode (W), a command will only result in a Repeated START
or STOP condition. The ACKACT bit and the CMD bits can be written at the same time, and then
the Acknowledge Action will be updated before the command is triggered.
Table 16-4.
Writing a command to the CMD bits will clear the master interrupt flags and the CLKHOLD flag.
Bit
+0x02
Read/Write
Initial Value
CMD[1:0]
00
01
10
11
ACKACT
lists the acknowledge actions.
0
1
7
R
0
ACKACT Bit Description
CMD Bit Description
R
6
0
MODE
W
R
X
X
X
Action
Send ACK
Send NACK
R
5
0
Operation
Reserved
Execute Acknowledge Action succeeded by repeated START
condition
No operation
Execute Acknowledge Action succeeded by a byte receive
Execute Acknowledge Action succeeded by issuing a STOP
condition
R
4
0
R
3
0
ACKACT
R/W
2
0
R/W
1
0
CMD[1:0]
XMEGA D
Table
R/W
0
0
16-4. The
CTRLC
183

Related parts for ATxmega128D4