SAM9261 Atmel Corporation, SAM9261 Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
SAM9261
Manufacturer Part Number
SAM9261
Description
Manufacturer
Atmel Corporation
Datasheets
1.SAM9260.pdf
(290 pages)
2.SAM9261.pdf
(248 pages)
3.SAM9261.pdf
(749 pages)
4.SAM9261.pdf
(44 pages)
5.SAM9261.pdf
(1274 pages)
6.SAM9261.pdf
(43 pages)
Specifications of SAM9261
Flash (kbytes)
0 Kbytes
Pin Count
217
Max. Operating Frequency
240 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
96
Ext Interrupts
96
Usb Transceiver
3
Usb Speed
Full Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
1
Uart
4
Ssc
3
Sd / Emmc
1
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
No
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
160
Self Program Memory
NO
External Bus Interface
1
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.08 to 1.32
Fpu
No
Mpu / Mmu
No/Yes
Timers
3
Output Compare Channels
3
Input Capture Channels
3
32khz Rtc
Yes
Calibrated Rc Oscillator
No
6.9
11053AS–ATARM–27-Jul-11
DMA Controller 1
The DMA controller can handle the transfer between peripherals and memory and so receives
the triggers from the peripherals below. The hardware interface numbers are also given in
6-5.
Table 6-5.
Instance name
HSMCI1
SPI1
SPI1
SMD
SMD
TWI1
TWI1
ADC
DBGU
DBGU
UART1
UART1
USART2
USART2
• Two Masters
• Embeds 8 channels
• 16-byte FIFO per Channel
• features:
– Linked List support with Status Write Back operation at End of Transfer
– Word, HalfWord, Byte transfer support.
– Peripheral to memory
– Memory to peripheral
DMA Channel Definition
T/R
RX/TX
TX
RX
TX
RX
TX
RX
RX
RX
TX
RX
RX
TX
TX
DMA Channel HW
interface Number
0
1
2
3
4
5
6
7
8
9
10
11
12
13
SAM9G35
Table
23