SAM3N0B Atmel Corporation, SAM3N0B Datasheet - Page 432
SAM3N0B
Manufacturer Part Number
SAM3N0B
Description
Manufacturer
Atmel Corporation
- Current page: 432 of 752
- Download datasheet (17Mb)
27.6.3
27.7
27.7.1
27.7.2
Table 27-4.
432
432
SPI Mode
Functional Description
SAM3N
SAM3N
0
1
2
3
Interrupt
Modes of Operation
Data Transfer
SPI Bus Protocol Mode
CPOL
The SPI interface has an interrupt line connected to the Nested Vector Interrupt Controller
(NVIC).Handling the SPI interrupt requires programming the NVIC before configuring the SPI.
Table 27-3.
The SPI operates in Master Mode or in Slave Mode.
Operation in Master Mode is programmed by writing at 1 the MSTR bit in the Mode Register.
The pins NPCS0 to NPCS3 are all configured as outputs, the SPCK pin is driven, the MISO line
is wired on the receiver input and the MOSI line driven as an output by the transmitter.
If the MSTR bit is written at 0, the SPI operates in Slave Mode. The MISO line is driven by the
transmitter output, the MOSI line is wired on the receiver input, the SPCK pin is driven by the
transmitter to synchronize the receiver. The NPCS0 pin becomes an input, and is used as a
Slave Select signal (NSS). The pins NPCS1 to NPCS3 are not driven and can be used for other
purposes.
The data transfers are identically programmable for both modes of operations. The baud rate
generator is activated only in Master Mode.
Four combinations of polarity and phase are available for data transfers. The clock polarity is
programmed with the CPOL bit in the Chip Select Register. The clock phase is programmed with
the NCPHA bit. These two parameters determine the edges of the clock signal on which data is
driven and sampled. Each of the two parameters has two possible states, resulting in four possi-
ble combinations that are incompatible with one another. Thus, a master/slave pair must use the
same parameter pair values to communicate. If multiple slaves are used and fixed in different
configurations, the master must reconfigure itself each time it needs to communicate with a dif-
ferent slave.
Table 27-4
Figure 27-3
0
0
1
1
Instance
SPI
NCPHA
shows the four modes and corresponding parameter settings.
and
1
0
1
0
Peripheral IDs
Figure 27-4
Shift SPCK Edge
21
ID
show examples of data transfers.
Falling
Rising
Rising
Falling
Capture SPCK Edge
Rising
Falling
Falling
Rising
SPCK Inactive Level
11011A–ATARM–04-Oct-10
11011A–ATARM–04-Oct-10
High
High
Low
Low
Related parts for SAM3N0B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Cortex M3 Flash Microcontroller Converges Performance and Simplicity
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: