STA120D STMicroelectronics, STA120D Datasheet - Page 2
![IC RECEIVER AUDIO DIGITAL 28SOIC](/photos/6/56/65690/stmicroelectronics-28-soic_sml.jpg)
STA120D
Manufacturer Part Number
STA120D
Description
IC RECEIVER AUDIO DIGITAL 28SOIC
Manufacturer
STMicroelectronics
Type
Digital Audio Interface Receiverr
Datasheet
1.STA120D13TR.pdf
(15 pages)
Specifications of STA120D
Mounting Type
Surface Mount
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Applications
-
Other names
497-3942-5
497-3942-5
497-3943-5
497-3942-5
497-3943-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA120D
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA120DJ13TR
Manufacturer:
ST
Quantity:
20 000
PINS DESCRIPTION
STA120
ABSOLUTE MAXIMUM RATINGS
PIN CONNECTIONS (Top view)
2/15
Power Supply
Audio Output Interface
17, 18,
23, 24
V
Symbol
D+
21
22
11
12
26
N.
T
7
8
T
V
amb
, V
stg
IN
A+
M2, M3,
FSYNC
M1, M0
SDATA
DGND
Name
AGND
SCK
V
V
Power Supply Voltage
Input Voltage ( excluding pins 9, 10)
Ambient Operating Temperature (power applied)
Storage Temperature
D+
A+
Positive Digital Power.Positive supply for the digital section. Nominally 3.3V.
Digital Ground.Ground for the digital section.
Analog Ground.Ground for the analog section. AGND should be connected to same ground as
DGND.
Positive Analog Power.Positive supply for the analog section. Nominally 3.3V.
Frame Sync.Delineates the serial data and may indicate the particular channel, left or right and
may be an input or output. The format is based on M0, M1, M2 and M3 pins.
Serial Clock.Serial clock for SDATA pin which can be configured (via the M0, M1, M2 and M3
pins) as an input or output and can sample data on the rising or falling edge. As an output, SCK
will generate 32 clocks for every audio sample. As an input, 32 SCK periods per audio sample
must be provided in all normal modes.
Serial Port Mode Selects.Selects the format of Fsync and the sample edge of SCK with respect
to SDATA.
Serial Data. Audio data serial output pin.
CS12/FCK
FSYNC
DGND
Cb/E2
Ca/E1
C0/E0
Cd/F1
Cc/F0
RXN
RXP
SCK
VD+
Parameter
C
U
1
2
3
4
5
6
7
8
9
10
11
12
13
14
D97AU609A
Description
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VERF
Ce/F2
SDATA
ERF
M1
M0
VA+
AGND
FILT
MCK
M2
M3
SEL
CBL
-0.3 to V
-30 to +85
-40 to 150
Value
4
D
+ +0.3
Unit
°C
°C
V
V