TDA7333013TR STMicroelectronics, TDA7333013TR Datasheet - Page 21

• Manufacturer Part Number: TDA7333013TR
• Description: IC PROCESSOR RDS/RBDS 16-TSSOP
• Manufacturer: STMicroelectronics
• Type: RDS/RBDS Signal Processorr

Specifications of TDA7333013TR

• Applications: Radio
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

TDA7333
3.9
SPI mode
Figure 21. SPI data transfer
This interface consists of four lines. A serial data input (DATAIN), a serial data output
(DATAOUT), a chip select input (CSN) and a bit clock input (CLK).
The chip select input signals the begin and end of the data transfer. If the data transfer
starts, at each
bit clock one bit is clocked out via the serial data output and one bit is clocked in via the
serial data input.
When chip enable signals the begin of the data transfer the internal 64 bits shift register is
updated with the current registers content of the V324.
When chip enable signals the end of the data transfer the registers with write access can be
updated with the bits which have been last shifted in.
The last byte on DATAIN input is always rds_int[7:0] and the former last one is
rds_bd_ctrl[7:0]. In other words, the master has to take in account the amount of bytes
transmitted when intending to perform a write operation so that the last two bytes sent on
DATAIN are rds_bd_ctrl[7:0] and rds_int[7:0].
If the update of both rds_int and rds_bd_ctrl registers is actually taking place depends on
the MSB of rds_int, i.e. rds_int[7] = 0 - no update, rds_int[7] = 1 update of both registers.
Hereafter you can find typical read/write access in SPI mode:
Figure 22. Write rds_int and rds_bd_ctrl registers in SPI mode, reading RDS data
DATAOUT
DATAIN
DATAOUT
CSN
CLK
DATAIN
CSN
CLK
registers content
shiftregister with
and related flags
update of
t
csu
rds_int[7]
shift of DATAIN
in shiftregister
rds_int[7:0]
1
t
rds_int[6]
su
2
rds_int[5]
rds_qu[7:0]
3
t
h
rds_int[4]
4
t
odv
rds_int[3]
rds_corrp[7:0]
t
5
oh
rds_int[2]
t
6
cl
t
ch
rds_bd_ctrl[7:0]
rds_bd_h[7:0]
rds_int[1]
7
rds_int[0]
8
{1,rds_int[6:0]}
rds_bd_l[7:0]
rds_int[1]
testreg[1]
Functional description
63
rds_int[0]
testreg[0]
64
content if requested
update of registers
with shiftregister
t
csh
t
d
21/26