STM32L151R6 STMicroelectronics, STM32L151R6 Datasheet - Page 106
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32L151R6
Manufacturer Part Number
STM32L151R6
Description
Ultra-low-power ARM Cortex-M3 MCU with 32 Kbytes Flash, 32 MHz CPU, LCD, USB
Manufacturer
STMicroelectronics
Datasheet
1.STM32L152VB.pdf
(109 pages)
Specifications of STM32L151R6
Operating Power Supply Range
1.65 V to 3.6 V (without BOR) or 1.8 V to 3.6 V (with BOR option)
Temperature Range
–40 to 85 °C
4 Modes
Sleep, Low-power run (9 μA at 32 kHz), Low-power sleep (4.4 μA),Stop with RTC (1.45 μA), Stop (570 nA), Standby (300 nA)
Ultralow Leakage Per I/o
50 nA
Fast Wakeup From Stop
8 μs
Core
ARM 32-bit Cortex™-M3 CPU
Dma
7-channel DMA controller, supporting timers, ADC, SPIs, I2Cs and USARTs
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32L151R6H6
Manufacturer:
STM
Quantity:
640
Company:
Part Number:
STM32L151R6H6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM32L151R6T6
Manufacturer:
STMicroelectronics
Quantity:
110
Company:
Part Number:
STM32L151R6T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Revision history
9
106/109
Revision history
Table 66.
16-Dec-2010
25-Feb-2011
on
01-Oct-2010
02-Jul-2010
Date
Document revision history
Revision
1
2
3
4
Initial release.
Removed 5 V tolerance (FT) from PA3, PB0 and PC3 in
STM32L15xxx pin definitions on page 30
Updated
characteristics on page 46
Updated
Added
Updated
Modified consumptions on page 1 and in
modes on page 13
LED_SEG8 removed on PB6
Updated
VFQFPN48 replaced by UFQFPN48
Features: updated value of Low-power sleep.
Section 3.3.2: Power supply
Table 4: STM32L15xxx pin
reset) and alternate function for OSC_IN and OSC_OUT pins; modified
footnote 5; added footnote to OSC32_IN and OSC32_OUT pins; C1
and D1 removed on PD0 and PD1 pins (TFBGA64 column).
Section 3.11: DAC (digital-to-analog
Table 6: Voltage characteristics on page
regarding I
Table 7: Current characteristics on page
regarding positive and negative injection.
Table 11: Embedded reset and power control block characteristics on
page
enabled).
Table 13: Current consumption in Run mode, code with data
processing running from Flash on page
clock source (16 MHz), Range 3.
Table 14: Current consumption in Run mode, code with data
processing running from RAM on page
clock source (16 MHz), Range 3.
Table 15: Current consumption in Sleep mode on page
values for HSI clock source (16 MHz), Range 3 for both RAM and
Flash; changed units.
Table 16: Current consumption in Low power run mode on page
updated parameter and max value of I
Table 17: Current consumption in Low power sleep mode on page
updated symbol, parameter, and max value of I
Table 18: Typical and maximum current consumptions in Stop
updated values for I
clock (32.768 kHz), regulator in LP mode, HSI and HSE OFF (no
independent watchdog).
Doc ID 17659 Rev 6
46: updated typ and max values for T
Table 49: ADC clock frequency on page 84
Table 11: Embedded reset and power control block
Table 12: Embedded internal reference voltage on page 48
Table 50: ADC characteristics on page 84
Section 6: Electrical characteristics on page 41
INJ(PIN)
.
DD (Stop with RTC)
definitions: modified main function (after
supervisor: updated note.
Changes
- RTC clocked by LSE external
converter): updated bullet list.
STM32L151xx, STM32L152xx
DD
50: removed values for HSI
49: removed values for HSI
43: updated footnote 3
43: updated footnote 4
Section 3.1: Low power
Max (LP Run).
RSTTEMPO
DD
Max (LP Sleep).
(V
51: removed
DD
Table 4:
rising, BOR
mode:
52:
53: