STM32F101RB STMicroelectronics, STM32F101RB Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F101RB
Manufacturer Part Number
STM32F101RB
Description
Mainstream Access line, ARM Cortex-M3 MCU with 128 Kbytes Flash, 36 MHz CPU
Manufacturer
STMicroelectronics
Datasheet
1.STM32F101C8.pdf
(87 pages)
Specifications of STM32F101RB
Peripherals Supported
timers, ADC, SPIs, I2Cs and USARTs
Conversion Range
0 to 3.6 V
Systick Timer
24-bit downcounter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F101RBH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM32F101RBT6
Manufacturer:
ST
Quantity:
21 600
Company:
Part Number:
STM32F101RBT6
Manufacturer:
STMicroelectronics
Quantity:
135
Company:
Part Number:
STM32F101RBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101RBT6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM32F101RBT6TR
Manufacturer:
ST
Quantity:
2 755
STM32F101x8, STM32F101xB
SPI interface characteristics
Unless otherwise specified, the parameters given in
performed under the ambient temperature, f
conditions summarized in
Refer to
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 41.
1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
t
t
t
t
dis(SO)
t
w(SCKH)
t
w(SCKL)
su(NSS)
t
a(SO)
Symbol
1/t
t
t
t
t
t
t
h(NSS)
su(MI)
v(SO)
t
v(MO)
h(MO)
the data.
the data in Hi-Z
su(SI)
h(MI)
h(SO)
t
t
h(SI)
r(SCK)
f(SCK)
f
SCK
c(SCK)
(1)(2)
(1)
(1)(3)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
Section 5.3.12: I/O current injection characteristics
(1)
(1)
(1)
SPI characteristics
SPI clock frequency
SPI clock rise and fall
time
NSS setup time
NSS hold time
SCK high and low time
Data input setup time
Master mode
Data input setup time
Slave mode
Data input hold time
Master mode
Data input hold time
Slave mode
Data output access time
Data output disable time Slave mode
Data output valid time
Data output valid time
Data output hold time
Parameter
Table
Doc ID 13586 Rev 14
8.
Master mode
Slave mode
Capacitive load: C = 30 pF
Slave mode
Slave mode
Master mode, f
presc = 4
SPI1
SPI2
SPI1
SPI2
Slave mode, f
presc = 4
Slave mode, f
Slave mode (after enable edge)
Master mode (after enable
edge)
Slave mode (after enable edge)
Master mode (after enable
edge)
PCLKx
Conditions
PCLK
PCLK
frequency and V
PCLK
Table 41
= 24 MHz
= 36 MHz,
= 36 MHz,
for more details on the
are derived from tests
Electrical characteristics
DD
4 t
Min
73
10
PCLK
supply voltage
50
25
0
1
5
1
1
5
4
0
3
0
0
4 t
Max
25
18
60
55
18
PCLK
8
3
MHz
Unit
63/87
ns