STM32W108HB STMicroelectronics, STM32W108HB Datasheet - Page 114

no-image

STM32W108HB

Manufacturer Part Number
STM32W108HB
Description
High-performance, IEEE 802.15.4 wireless system-on-chip with embedded Flash memory
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32W108HB

Receive Current (w/ Cpu)
27 mA
Transmit Current (w/ Cpu, +3 Dbm Tx)
31 mA
Low Deep Sleep Current, With Retained Ram And Gpio
400 nA/800 nA with/without sleep timer
Standard Arm Debug Capabilities
Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell
Single Voltage Operation
2.1-3.6 V with internal 1.8 V and 1.25 V regulators

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108HBU6
Manufacturer:
ST
0
Part Number:
STM32W108HBU61TR
Manufacturer:
ST
0
Part Number:
STM32W108HBU63
Manufacturer:
ST
Quantity:
201
Part Number:
STM32W108HBU63TR
Manufacturer:
ST
0
Part Number:
STM32W108HBU64
Manufacturer:
ST
0
Part Number:
STM32W108HBU64TR
Manufacturer:
TDK
Quantity:
30 000
Part Number:
STM32W108HBU64TR
Manufacturer:
ST
0
Serial interfaces
9.13.15
Table 82.
9.13.16
Table 83.
114/232
31
15
31
15
Reserved
Reserved
30
14
30
14
Bits [13:0]
Bits [13:0]
DMA first receive error register A (SCx_RXERRA)
Address offset: 0xC834 (SC1_RXERRA) and 0xC034 (SC2_RXERRA)
Reset value:
DMA first receive error register A (SCx_RXERRA)
DMA first receive error register B (SCx_RXERRB)
Address offset: 0xC838 (SC1_RXERRB) and 0xC038 (SC2_RXERRB)
Reset value:
DMA first receive error register B (SCx_RXERRB)
29
13
29
13
SC_RXERRA: The offset from the start of DMA receive buffer A of the first byte received with a
parity, frame, or overflow error. Note that an overflow error occurs at the input to the receive
FIFO, so this offset is 4 bytes before the overflow position. If there is no error, it reads zero. This
register will not be updated by subsequent errors until the buffer unloads and is reloaded, or the
receive DMA is reset.
SC_RXERRB: The offset from the start of DMA receive buffer B of the first byte received with a
parity, frame, or overflow error. Note that an overflow error occurs at the input to the receive
FIFO, so this offset is 4 bytes before the overflow position. If there is no error, it reads zero. This
register will not be updated by subsequent errors until the buffer unloads and is reloaded, or the
receive DMA is reset.
28
12
28
12
27
11
27
11
0x0000 0000
0x0000 0000
26
10
26
10
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
25
25
9
9
Doc ID 16252 Rev 13
24
24
8
8
Reserved
Reserved
SC_RXERRA
SC_RXERRB
23
23
7
7
r
r
22
22
6
6
21
21
5
5
20
20
4
4
19
19
3
3
18
18
2
2
17
17
1
1
16
16
0
0

Related parts for STM32W108HB