STM8S103K3 STMicroelectronics, STM8S103K3 Datasheet - Page 11

no-image

STM8S103K3

Manufacturer Part Number
STM8S103K3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103K3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103K3
Manufacturer:
ST
0
Part Number:
STM8S103K3T
Manufacturer:
ST
0
Part Number:
STM8S103K3T3
Manufacturer:
ST
0
Part Number:
STM8S103K3T3C
Quantity:
134
Part Number:
STM8S103K3T3C
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S103K3T3C
Manufacturer:
ST
0
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
120
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
16 733
Part Number:
STM8S103K3T6C
Manufacturer:
STM
Quantity:
16 887
Part Number:
STM8S103K3T6C
0
Company:
Part Number:
STM8S103K3T6C
Quantity:
2 000
Company:
Part Number:
STM8S103K3T6C
Quantity:
18 000
STM8S103K3 STM8S103F3 STM8S103F2
4
4.1
4.2
Product overview
The following section intends to give an overview of the basic features of the device functional
modules and peripherals.
For more detailed information please refer to the corresponding family reference manual
(RM0016).
Central processing unit STM8
The 8-bit STM8 core is designed for code efficiency and performance.
It contains 6 internal registers which are directly addressable in each execution context, 20
addressing modes including indexed indirect and relative addressing and 80 instructions.
Architecture and registers
Addressing
Instruction set
Single wire interface module (SWIM) and debug module (DM)
The single wire interface module and debug module permits non-intrusive, real-time in-circuit
debugging and fast memory programming.
Harvard architecture
3-stage pipeline
32-bit wide program memory bus - single cycle fetching for most instructions
X and Y 16-bit index registers - enabling indexed addressing modes with or without offset
and read-modify-write type data manipulations
8-bit accumulator
24-bit program counter - 16-Mbyte linear memory space
16-bit stack pointer - access to a 64 K-level stack
8-bit condition code register - 7 condition flags for the result of the last instruction
20 addressing modes
Indexed indirect addressing mode for look-up tables located anywhere in the address
space
Stack pointer relative addressing mode for local variables and parameter passing
80 instructions with 2-byte average instruction size
Standard data movement and logic/arithmetic functions
8-bit by 8-bit multiplication
16-bit by 8-bit and 16-bit by 16-bit division
Bit manipulation
Data transfer between stack and accumulator (push/pop) with direct stack access
Data transfer using the X and Y registers or direct memory-to-memory transfers
DocID15441 Rev 7
Product overview
11/113

Related parts for STM8S103K3