STM8S103K3 STMicroelectronics, STM8S103K3 Datasheet - Page 80
STM8S103K3
Manufacturer Part Number
STM8S103K3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet
1.STM8S103F3.pdf
(113 pages)
Specifications of STM8S103K3
Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8S103K3T3C
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
80/113
Symbol
f
t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SCK
c(SCK)
SCK
c(SCK)
r(SCK)
f(SCK)
su(NSS)
h(NSS)
w(SCKH)
w(SCKL)
su(MI)
su(SI)
h(MI)
h(SI)
a(SO)
dis(SO)
v(SO)
v(MO)
h(SO)
h(MO)
1/
1/
(3)
(3)
(3)
(3) (4)
(3)
(3)
(3)
(3)
(3)
(3) (5)
(3)
(3)
(3)
(3)
Parameter
SPI clock
frequency
f
SPI clock rise and
fall time
NSS setup time
NSS hold time
SCK high and low
time
Data input setup
time
Data input hold
time
Data output
access time
Data output
disable time
Data output valid
time
Data output valid
time
Data output hold
time
Data output hold
time
SCK
1/ t
c(SCK)
Table 43: SPI characteristics
DocID15441 Rev 7
Conditions
Master mode
SPI clock frequency
Capacitive load: C = 30 pF
Slave mode
Slave mode
Master mode
Master mode
Slave mode
Master mode
Slave mode
Slave mode
Slave mode
Slave mode
(after enable edge)
Master mode
(after enable edge)
Slave mode
(after enable edge)
Master mode
(after enable edge)
(1)
STM8S103K3 STM8S103F3 STM8S103F2
Min
0
0
4 x
t
70
t
2 - 15
5
5
7
10
25
27
11
MASTER
SCK
(2)
(2)
/
Max
8
7
25
t
2 +15
3 x
t
65
30
SCK
MASTER
(2)
(2)
/
Unit
ns
MHz
MHz