STM8S103K3 STMicroelectronics, STM8S103K3 Datasheet - Page 12

no-image

STM8S103K3

Manufacturer Part Number
STM8S103K3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103K3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103K3
Manufacturer:
ST
0
Part Number:
STM8S103K3T
Manufacturer:
ST
0
Part Number:
STM8S103K3T3
Manufacturer:
ST
0
Part Number:
STM8S103K3T3C
Quantity:
134
Part Number:
STM8S103K3T3C
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S103K3T3C
Manufacturer:
ST
0
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
120
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
16 733
Part Number:
STM8S103K3T6C
Manufacturer:
STM
Quantity:
16 887
Part Number:
STM8S103K3T6C
0
Company:
Part Number:
STM8S103K3T6C
Quantity:
2 000
Company:
Part Number:
STM8S103K3T6C
Quantity:
18 000
Product overview
4.3
4.4
12/113
SWIM
Single wire interface module for direct access to the debug module and memory programming.
The interface can be activated in all device operation modes. The maximum data transmission
speed is 145 bytes/ms.
Debug module
The non-intrusive debugging module features a performance close to a full-featured emulator.
Beside memory and peripherals, also CPU operation can be monitored in real-time by means
of shadow registers.
Interrupt controller
Flash program and data EEPROM memory
Write protection (WP)
Write protection of Flash program memory and data EEPROM is provided to avoid unintentional
overwriting of memory that could result from a user software malfunction.
There are two levels of write protection. The first level is known as MASS (memory access
security system). MASS is always enabled and protects the main Flash program memory,
data EEPROM and option bytes.
To perform in-application programming (IAP), this write protection can be removed by writing
a MASS key sequence in a control register. This allows the application to write to data
EEPROM, modify the contents of main program memory or the device option bytes.
A second level of write protection, can be enabled to further protect a specific area of memory
known as UBC (user boot code). Refer to the figure below.
The size of the UBC is programmable through the UBC option byte, in increments of 1 page
(64-byte block) by programming the UBC option byte in ICP mode.
This divides the program memory into two areas:
R/W to RAM and peripheral registers in real-time
R/W access to all resources by stalling the CPU
Breakpoints on all program-memory instructions (software breakpoints)
Two advanced breakpoints, 23 predefined configurations
Nested interrupts with three software priority levels
32 interrupt vectors with hardware priority
Up to 27 external interrupts on 6 vectors including TLI
Up to 27 external interrupts on 6 vectors including TLI
Trap and reset interrupts
8 Kbytes of Flash program single voltage Flash memory
640 bytes true data EEPROM
User option byte area
Main program memory: Up to 8 Kbytes minus UBC
User-specific boot code (UBC): Configurable up to 8 Kbytes
DocID15441 Rev 7
STM8S103K3 STM8S103F3 STM8S103F2

Related parts for STM8S103K3