ST7260E2 STMicroelectronics, ST7260E2 Datasheet - Page 83
ST7260E2
Manufacturer Part Number
ST7260E2
Description
LOW SPEED USB 8-BIT MCU FAMILY WITH UP TO 8K FLASH/ROM AND SERIAL COMMUNICATION INTERFACE (SCI)
Manufacturer
STMicroelectronics
Datasheet
1.ST7260E2.pdf
(139 pages)
Specifications of ST7260E2
4 Or 8 Kbytes Program Memory
high density Flash (HDFlash), or FastROM with readout and write protection
- Current page: 83 of 139
- Download datasheet (2Mb)
ST7260xx
Table 38.
Bit Name
3
2
1
0
OR
NF
PE
FE
SCISR register description (continued)
Overrun error
Noise Flag
Framing Error
Parity Error
This bit is set by hardware when the word currently being received in the shift register
is ready to be transferred into the RDR register while RDRF = 1. An interrupt is
generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an
access to the SCISR register followed by a read to the SCIDR register).
0: No overrun error
1: Overrun error is detected
Note: When this bit is set RDR register content is not lost but the shift register is
overwritten.
This bit is set by hardware when noise is detected on a received frame. It is cleared
by a software sequence (an access to the SCISR register followed by a read to the
SCIDR register).
0: No noise is detected
1: Noise is detected
Note: This bit does not generate interrupt as it appears at the same time as the
RDRF bit which itself generates an interrupt.
This bit is set by hardware when a desynchronization, excessive noise or a break
character is detected. It is cleared by a software sequence (an access to the SCISR
register followed by a read to the SCIDR register).
0: No framing error is detected
1: Framing error or break character is detected
Note: This bit does not generate interrupt as it appears at the same time as the
RDRF bit which itself generates an interrupt. If the word currently being transferred
causes both Frame Error and Overrun error, it is transferred and only the OR bit will
be set.
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared
by a software sequence (a read to the status register followed by an access to the
SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register.
0: No parity error
1: Parity error
Function
Serial communications interface (SCI)
83/139
Related parts for ST7260E2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
LOW SPEED USB 8-BIT MCU FAMILY WITH UP TO 8K FLASH/ROM AND SERIAL COMMUNICATION INTERFACE (SCI)
Manufacturer:
STMICROELECTRONICS [STMicroelectronics]
Datasheet:
Part Number:
Description:
STMicroelectronics [RIPPLE-CARRY BINARY COUNTER/DIVIDERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
STMicroelectronics [LIQUID-CRYSTAL DISPLAY DRIVERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
BOARD EVAL FOR MEMS SENSORS
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN TRANSISTOR POWER MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
TURBOSWITCH ULTRA-FAST HIGH VOLTAGE DIODE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search -----> STE16N100
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search ---> STE53NA50
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN Transistor Power Module
Manufacturer:
STMicroelectronics
Datasheet: