ST72324BJ4-auto STMicroelectronics, ST72324BJ4-auto Datasheet - Page 92

• Manufacturer Part Number: ST72324BJ4-auto
• Description: 8-bit MCU for automotive, 3.8 to 5.5V operating range with 16 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI
• Manufacturer: STMicroelectronics

Specifications of ST72324BJ4-auto

• Hdflash Endurance: 100 cycles, data retention 20 years
• Clock Sources: crystal/ceramic resonator oscillators, internal RC oscillator and external clock input
• 4 Power Saving Modes: Slow, Wait, Active Halt, and Halt

On-chip peripherals
92/198
Control/Status Register (CSR)
Table 51.
CSR
1:0
Bit Name
M
7
6
5
4
3
2
ICF1
RO
7
OCF1
OCF2
TIMD
ICF1
ICF2
TOF
-
Input Capture Flag 1
Output Compare Flag 1
Timer Overflow Flag
Input Capture Flag 2
Output Compare Flag 2
Timer Disable
Reserved, must be kept cleared.
CSR register description
OCF1
0: No Input Capture (reset value).
1: An Input Capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the low byte of the IC1R (IC1LR) register.
0: No match (reset value).
1: The content of the free running counter has matched the content of the OC1R
register. To clear this bit, first read the SR register, then read or write the low byte of
the OC1R (OC1LR) register.
0: No timer overflow (reset value).
1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first
read the SR register, then read or write the low byte of the CR (CLR) register.
Note: Reading or writing the ACLR register does not clear TOF.
0: No input capture (reset value).
1: An Input Capture has occurred on the ICAP2 pin. To clear this bit, first read the SR
register, then read or write the low byte of the IC2R (IC2LR) register.
0: No match (reset value).
1: The content of the free running counter has matched the content of the OC2R
register. To clear this bit, first read the SR register, then read or write the low byte of
the OC2R (OC2LR) register.
This bit is set and cleared by software. When set, it freezes the timer prescaler and
counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce
power consumption. Access to the timer registers is still available, allowing the timer
configuration to be changed, or the counter reset, while it is disabled.
0: Timer enabled.
1: Timer prescaler, counter and outputs disabled.
RO
6
TOF
RO
5
Doc ID13466 Rev 4
ICF2
RO
4
Function
OCF2
RO
3
TIMD
R/W
2
Reset value: xxxx x0xx (xxh)
1
ST72324B-Auto
Reserved
-
0