ST72324LS4 STMicroelectronics, ST72324LS4 Datasheet - Page 113

no-image

ST72324LS4

Manufacturer Part Number
ST72324LS4
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72324LS4

Hdflash Endurance
100 cycles, data retention
Clock Sources
crystal/ceramic resonator oscillators, internal RC oscillator, and bypass for external clock
Four Power Saving Modes
Halt, Active-Halt, Wait and Slow
Main Clock Controller With
Real time base, Beep and Clock-out capabilities
16-bit Timer A With
1 input capture, 1 output compare, external clock input, PWM and pulse generator modes
16-bit Timer B With
2 input captures, 2 output compares, PWM and pulse generator modes
12.4 SUPPLY CURRENT CHARACTERISTICS
The following current consumption specified for the ST7 functional operating modes over temperature
range does not take into account the clock source current consumption. To get the total device consump-
tion, the two current values must be added (except for HALT mode for which the clock is stopped).
12.4.1 CURRENT CONSUMPTION
Notes:
1. Data based on characterization results, tested in production at V
2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash
is 50%.
- All I/O pins in input mode with a static value at V
- All peripherals in reset state.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, f
3. All I/O pins in push-pull 0 mode (when applicable) with a static value at V
4. Data based on characterisation results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with
Symbol
consumption
To obtain the total current consumption of the device, add the clock source
terization results, tested in production at V
a static value at V
consumption of the device, add the clock source consumption
I
DD
Supply current in RUN mode
2)
Supply current in SLOW
mode
Supply current in WAIT
mode
Supply current in SLOW
WAIT mode
Supply current in HALT
mode
Supply current in ACTIVE-
HALT mode
(Section
2)
2)
3)
Parameter
DD
2)
4)
12.4.3).
or V
SS
(no load); clock input (OSC1) driven by external square wave. To obtain the total current
CPU
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
is based on f
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
DD
=2MHz, f
=4MHz, f
=8MHz, f
=16MHz, f
=2MHz, f
=4MHz, f
=8MHz, f
=16MHz, f
=2MHz, f
=4MHz, f
=8MHz, f
=16MHz, f
=2MHz, f
=4MHz, f
=8MHz, f
=16MHz, f
= 16 MHz
max. and f
DD
Conditions
or V
OSC
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
SS
=1MHz
=2MHz
=4MHz
=62.5kHz
=125kHz
=250kHz
=1MHz
=2MHz
=4MHz
=62.5kHz
=125kHz
=250kHz
divided by 32.
CPU
=8MHz
=500kHz
=8MHz
=500kHz
(no load)
max.
(Section
DD
max. and f
12.5.3).
Flash Devices
DD
Typ
350
400
500
700
330
370
440
570
350
0.9
1.4
2.5
4.7
0.7
1.0
1.8
3.2
<1
(Section
or V
CPU
SS
guaran-
Max
1000
max.
1.35
teed
500
600
750
500
550
650
900
Not
2.1
3.8
7.0
1.0
1.5
2.7
4.8
10
(no load). Data based on charac-
12.5.3) and the peripheral power
1)
ROM Devices
0.23
0.45
0.88
0.12
0.22
0.42
0.83
Typ
170
100
1.8
15
40
80
10
20
50
45
<1
ST72324Lxx
Max
0.25
180
350
125
250
100
0.5
1.0
2.0
4.0
0.5
45
90
31
63
10
1
2
1)
113/154
Unit
mA
mA
µA
µA
µA
µA
1

Related parts for ST72324LS4